ICL8052CPD Intersil, ICL8052CPD Datasheet

Page 1

... The chip pair also offers optional input buffer gain for high sensitivity applications, a built-in clock oscillator, and output signals for providing an external Auto-Zero capability in preconditioning circuitry, synchronizing external multiplexers, etc. Ordering Information TEMP. o PART NUMBER RANGE ( C) ICL8052CPD PDIP lCL8052CDD CERDIP lCL8052ACPD PDIP ICL8052ACDD ...

Page 2

ICL8052/ICL7104, ICL8068/ICL7104 Pinouts ICL8052/ICL8068 (CERDIP, PDIP) TOP VIEW INT OUT -1.2V COMP OUT 2 13 +BUFF IN REF CAP 3 12 +INT IN REF BYPASS 4 11 -INT IN V GND 5 10 -BUFF IN REF REF ...

Page 3

ICL8052/ICL7104, ICL8068/ICL7104 Pin Descriptions PIN NO. SYMBOL OPTION 1 V++ Positive Supply Voltage: Nominally +15V. 2 GND Digital Ground: 0V, ground return. 3 STTS Status Output: HI during integrate and deintegrate until data is latched. LO when analog section is ...

Page 4

ICL8052/ICL7104, ICL8068/ICL7104 Pin Descriptions (Continued) PIN NO. SYMBOL OPTION 25 CLOCK 1 Clock Input: External clock or ocsillator. 26 CLOCK 2 Clock Output: Crystal or RC oscillator. 27 MODE INPUT LO: Direct output mode where CE/LD, HBEN, MBEN and LBEN ...

Page 5

ICL8052/ICL7104, ICL8068/ICL7104 Absolute Maximum Ratings ICL8052, ICL8068 Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

ICL8052/ICL7104, ICL8068/ICL7104 ICL7104 Electrical Specifications PARAMETER Switch Switch 1 Switches 2, 3 Switches Switch Leakage Clock Frequency (Note 9) Supply Currents +5V Supply Current All outputs high impedance +5V Supply Current -5V Supply Current ...

Page 7

ICL8052/ICL7104, ICL8068/ICL7104 ICL8068 Electrical Specifications PARAMETER SYMBOL Temperature Coefficient Supply Voltage Range Supply Current Total ICL8052 Electrical Specifications PARAMETER SYMBOL EACH OPERATIONAL AMPLIFIER Input Offset Voltage Input Current (Either Input) (Note 11) Common-Mode Rejection Ratio Non-Linear Component of Common- Mode ...

Page 8

ICL8052/ICL7104, ICL8068/ICL7104 System Electrical Specifications: ICL8068/ICL7104 PARAMETER Zero Input Reading V Ratiometric Error (Note 13) V Linearity Over Full Scale (Error of -4V Reading from Best Straight Line) Differential Linearity (Difference -4V between Worst Case Step of Adjacent Counts and ...

Page 9

ICL8052/ICL7104, ICL8068/ICL7104 8052A/ 8068A FIGURE 2. FULL 18-BIT THREE-STATE OUTPUT CONVERT MODE CE/LD R POL MSB 7104 8 8052A/ 8068A 8 LSB HBEN MBEN LBEN CONTROL FIGURE 3. VARIOUS COMBINATIONS OF BYTE DISABLES CE/LD AS INPUT t BEA ...

Page 10

ICL8052/ICL7104, ICL8068/ICL7104 TABLE 1. DIRECT MODE TIMING REQUIREMENTS (Note: Not tested in production) SYMBOL DESCRIPTION t XBEN (Min) Pulse Width. BEA t Data Access Time from XBEN. DAB t Data Hold Time from XBEN. DHB t CE/LD Min. Pulse Width. ...

Page 11

ICL8052/ICL7104, ICL8068/ICL7104 t CWH CLOCK 1 H (PIN 25 EITHER: MODE PIN L OR INTERNAL LATCH PULSE IF MODE “HI” UART INTERNAL MODE NORM t CEL H CE/ SEN H DON’T CARE (EXTERNAL ...

Page 12

ICL8052/ICL7104, ICL8068/ICL7104 R INT AN I/P BUFFER INTEGRATOR - - REF 4 C REF R INT AN I/P BUFFER INTEGRATOR - - ...

Page 13

ICL8052/ICL7104, ICL8068/ICL7104 TABLE 3. THREE-STATE BYTE FORMATS AND ENABLE PINS HBEN ICL7104-16 POL O/R B16 B15 ICL7104-14 POL O/R TABLE 4. TYPICAL COMPONENT VALUES (V++ = +15V 5V 5V -15V, f ICL8052/8068 WITH Full ...

Page 14

ICL8052/ICL7104, ICL8068/ICL7104 Component Value Selection For optimum performance of the analog section, care must be taken in the selection of values for the integrator capacitor and resistor, auto-zero capacitor, reference voltage, and conversion rate. These values must be chosen to ...

Page 15

ICL8052/ICL7104, ICL8068/ICL7104 Detailed Description DIGITAL SECTION The digital section includes the clock oscillator circuit, a 16-bit or 14-bit binary counter with output latches and TTL- compatible three-state output drivers, polarity, over-range and control logic and UART handshake logic, as shown ...

Page 16

... The required activity on the Run/Hold input can be provided by connecting it to the CLOCK3 (-14), CLOCK2 (-16) Output. In this mode the conversion time is dependent on the input value measured. Also refer to Intersil Application Bulletin A030 for a discussion of the effects this will have on Auto-Zero performance. If the Run/Hold input goes low and stays low during Auto- Zero (Phase I), the converter will simply stop at the end of the Auto-Zero and wait for Run/Hold to go high ...

Page 17

ICL8052/ICL7104, ICL8068/ICL7104 Entry into the handshake mode will occur if either of two conditions are fulfilled; first, if new data is latched (i.e., a conversion is completed) while MODE pin (pin 27) is high, in which case entry occurs at ...

Page 18

ICL8052/ICL7104, ICL8068/ICL7104 ZERO-CROSSING OCCURS INTEGRATOR OUTPUT INTERNAL CLOCK INTERNAL LATCH STATUS OUTPUT MODE INPUT UART INTERNAL MODE NORM SEN INPUT CE/LOAD HBEN HIGH BYTE DATA LBEN LOW BYTE DATA LBEN MODE HIGH ACTIVATES CE/LD, HBEN, LBEN LOW BYTE DATA DON’T ...

Page 19

ICL8052/ICL7104, ICL8068/ICL7104 POSITIVE TRANSITION CAUSES ENTRY INTO UART MODE INTERNAL CLOCK INTERNAL LATCH STATUS OUTPUT MODE INPUT UART INTERNAL NORM MODE SEN INPUT CE/LOAD AS OUTPUT HBEN HIGH BYTE DATA MBEN MIDDLE BYTE DATA LBEN LOW BYTE DATA DON’T CARE ...

Page 20

ICL8052/ICL7104, ICL8068/ICL7104 Power Supply Sequencing Because of the nature of the CMOS process used to fabricate the ICL7104, and the multiple power supplies used, there are certain conditions of these supplies under which a disabling and potentially damaging SCR action ...

Page 21

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...