ISL90726 Intersil Corporation, ISL90726 Datasheet
ISL90726
Available stocks
Related parts for ISL90726
ISL90726 Summary of contents
Page 1
... Data Sheet Digitally Controlled Potentiometer (XDCP™) The Intersil ISL90726 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, and a control section. The wiper position is 2 controlled interface. The potentiometer is implemented by a resistor array composed of 127 resistive elements and a wiper switching network ...
Page 2
... Pin Descriptions PIN NUMBER SYMBOL 1 VDD 2 GND 3 SCL 4 SDA Block Diagram 2 ISL90726 Supply Voltage Ground Serial Clock Serial Data Potentiometer Wiper Terminal Potentiometer End Terminal VDD SCL SDA INTERFACE WIPER REGISTER GND DESCRIPTION FN8244.1 August 3, 2005 ...
Page 3
... Common-Mode Leakage ComLkg t (Note 10) DCP wiper response time DCP V Ramp V ramp rate Power-up delay D 3 ISL90726 Recommended Operating Conditions Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85° 2.7V to 5.5V CC +0.3 Power rating of each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW CC CC TEST CONDITIONS W, U versions respectively V = 3.3V @25°C CC Voltage at pin from GND DCP register set between 20 hex and 7F hex ...
Page 4
... SDA and SCL fall time F Cb (Note 12) Capacitive loading of SDA or SCL Rpu (Note 12) SDA and SCL bus pull-up resistor off- chip 4 ISL90726 TEST CONDITIONS Any pulse narrower than the max spec is suppressed. SCL falling edge crossing 30 until CC SDA exits the 30 window ...
Page 5
... T = -40°C to 85°C. Max the maximum value of the resistance and Min ( ) is the minimum value of the resistance over the temperature range. effect is the resistance between R C serial interface monotonically. While the ISL90726 is being powered up, the WR is reset to 20h (64 decimal), which locates R between R The WR and IVR can be read or written directly using the serial interface as described in the following sections ...
Page 6
... Protocol Conventions Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 1). On power-up of the ISL90726, the SDA pin is in the input mode. 2 All I ...
Page 7
... SIGNALS FROM THE ISL23711 FIGURE 3. BYTE WRITE SEQUENCE S SIGNALS T FROM THE A IDENTIFICATION MASTER R BYTE WITH T R/W=0 SIGNAL AT SDA SIGNALS FROM THE SLAVE 7 ISL90726 1 8 WRITE ADDRESS BYTE BYTE ...
Page 8
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 8 ISL90726 SC70-6 VIEW C 6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE ...