PIC18F66J93-I/PT Microchip Technology, PIC18F66J93-I/PT Datasheet
PIC18F66J93-I/PT
Specifications of PIC18F66J93-I/PT
Available stocks
Related parts for PIC18F66J93-I/PT
PIC18F66J93-I/PT Summary of contents
Page 1
... High-Performance Microcontrollers © 2009 Microchip Technology Inc. PIC18F87J93 Family Data Sheet with LCD Driver, 12-Bit A/D and nanoWatt Technology Preliminary DS39948A ...
Page 2
... PICDEM, PICDEM.net, PICtail, PIC Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... Secondary Oscillator using Timer1 at 32 kHz • Fail-Safe Clock Monitor (FSCM): - Allows for safe shutdown if peripheral clock fails Flash SRAM Program Data Device Memory Memory (Bytes) (Bytes) PIC18F66J93 64K 3,923 PIC18F67J93 128K 3,923 PIC18F86J93 64K 3,923 PIC18F87J93 128K 3,923 © 2009 Microchip Technology Inc. ...
Page 4
... In-Circuit Debug via Two Pins • Operating Voltage Range: 2.0V to 3.6V • 5.5V Tolerant Input (digital pins only) • Selectable Open-Drain Configuration for Serial Communication and CCP Pins for Driving Outputs • On-Chip 2.5V Regulator Preliminary © 2009 Microchip Technology Inc. ...
Page 5
... DDCORE CAP 10 RF7/AN5/SS/SEG25 11 RF6/AN11/SEG24/C1INA 12 RF5/AN10/CV /SEG23/C1INB REF 13 RF4/AN9/SEG22/C2INA 14 RF3/AN8/SEG21/C2INB 15 RF2/AN7/C1OUT/SEG20 16 Note 1: The CCP2 pin placement depends on the CCP2MX Configuration bit setting. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY PIC18F66J93 PIC18F67J93 Preliminary 50 49 RB0/INT0/SEG30 48 RB1/INT1/SEG8 47 RB2/INT2/SEG9/CTED1 46 RB3/INT3/SEG10/CTED2 45 RB4/KBI0/SEG11 44 RB5/KBI1/SEG29 43 RB6/KBI2/PGC OSC2/CLKO/RA6 40 OSC1/CLKI/RA7 ...
Page 6
... RF2/AN7/C1OUT/SEG20 18 RH7/SEG43 19 RH6/SEG42 Note 1: The CCP2 pin placement depends on the CCP2MX Configuration bit setting. DS39948A-page PIC18F86J93 PIC18F87J93 Preliminary RJ2/SEG34 59 RJ3/SEG35 58 RB0/INT0/SEG30 57 RB1/INT1/SEG8 56 RB2/INT2/SEG9/CTED1 55 RB3/INT3/SEG10/CTED2 54 RB4/KBI0/SEG11 53 RB5/KBI1/SEG29 RB6/KBI2/PGC OSC2/CLKO/RA6 49 OSC1/CLKI/RA7 RB7/KBI3/PGD 47 RC5/SDO/SEG12 46 RC4/SDI/SDA/SEG16 45 RC3/SCK/SCL/SEG17 44 RC2/CCP1/SEG13 43 RJ7/SEG36 42 RJ6/SEG37 © 2009 Microchip Technology Inc. ...
Page 7
... Packaging Information................................................................................................................................................................ 43 Appendix A: Revision History............................................................................................................................................................... 45 Appendix B: Device Differences .......................................................................................................................................................... 45 Appendix C: Conversion Considerations ............................................................................................................................................. 46 Appendix D: Migration From Baseline to Enhanced Devices .............................................................................................................. 46 Index .................................................................................................................................................................................................... 47 The Microchip Web Site ....................................................................................................................................................................... 49 Customer Change Notification Service ................................................................................................................................................ 49 Customer Support ................................................................................................................................................................................ 49 Reader Response ................................................................................................................................................................................ 50 Product Identification System .............................................................................................................................................................. 51 © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Preliminary DS39948A-page 5 ...
Page 8
... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. DS39948A-page 6 Preliminary © 2009 Microchip Technology Inc. ...
Page 9
... DEVICE OVERVIEW This document contains device-specific information for the following devices: • PIC18F66J93 • PIC18F67J93 • PIC18F86J93 • PIC18F87J93 Note: This data sheet documents only the devices’ features and specifications that are in addition to the features and specifications of the PIC18F87J90 family devices. For information ...
Page 10
... I/O Ports LCD Driver (available pixels to drive) Timers Comparators CTMU RTCC Capture/Compare/PWM Modules Serial Communications 12-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages DS39948A-page 8 PIC18F66J93 DC – 48 MHz 64K 32,768 3,923 29 Ports 132 (33 SEGs x 4 COMs Yes Yes 2 MSSP, Addressable USART, Enhanced USART ...
Page 11
... See Table 1-3 for I/O port pin descriptions. 2: RA6 and RA7 are only available as digital I/Os in select oscillator modes. 3: Brown-out Reset and Low-Voltage Detect functions are provided when the on-board voltage regulator is enabled. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Data Bus<8> Data Latch 8 ...
Page 12
... Timer3 CTMU 12-Bit EUSART RTCC MSSP Preliminary PORTA (1,2) RA0:RA7 PORTB (1) 12 RB0:RB7 4 PORTC Access Bank (1) RC0:RC7 12 PORTD (1) RD0:RD7 PORTE RE0:RE1, (1) RE3:RE7 8 PORTF PRODL (1) RF1:RF7 8 PORTG 8 8 (1) RG0:RG4 8 PORTH (1) 8 RH0:RH7 PORTJ (1) RJ0:RJ7 Comparators LCD Driver © 2009 Microchip Technology Inc. ...
Page 13
... I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type I ST Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device ...
Page 14
... In-Circuit Debugger and ICSP™ programming clock pin. I/O TTL Digital I/O. I TTL Interrupt-on-change pin. I/O ST In-Circuit Debugger and ICSP programming data pin. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 15
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTC is a bidirectional I/O port. I/O ST Digital I/O ...
Page 16
... Analog SEG5 output for LCD. I/O ST Digital I/O. O Analog SEG6 output for LCD. I/O ST Digital I/O. O Analog SEG7 output for LCD. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 17
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTE is a bidirectional I/O port. I/O ST Digital I/O ...
Page 18
... SEG24 output for LCD I Analog Comparator 1 input A. I/O ST Digital I/O. O Analog Analog Input 5. I TTL SPI slave select input. O Analog SEG25 output for LCD. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 19
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTG is a bidirectional I/O port. I/O ST Digital I/O ...
Page 20
... I/O TTL Digital I/O. I Analog Analog Input 4. O Analog SEG15 output for LCD. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 21
... P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs ...
Page 22
... SEG27 output for LCD. I/O ST Digital I/ EUSART asynchronous receive. I/O ST EUSART synchronous data (see related TX1/CK1). O Analog SEG28 output for LCD. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description 2 C™ mode © 2009 Microchip Technology Inc. ...
Page 23
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTD is a bidirectional I/O port. I/O ST Digital I/O ...
Page 24
... I/O ST Digital I/O. O Analog COM3 output for LCD. I/O ST Digital I/O. I/O ST Capture 2 input/Compare 2 output/PWM2 output. O Analog SEG31 output for LCD. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 25
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTF is a bidirectional I/O port. I/O ST Digital I/O ...
Page 26
... LCD charge pump capacitor input. I/O ST Digital I/O. I Analog LCD charge pump capacitor input. I/O ST Digital I/O. O Analog SEG26 output for LCD. O — RTCC output. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 27
... Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTH is a bidirectional I/O port. I/O ST Digital I/O ...
Page 28
... Core logic power or external filter capacitor connection. P — Positive supply for microcontroller core logic (regulator disabled). P — External filter capacitor connection (regulator enabled). CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Preliminary Description ) DD © 2009 Microchip Technology Inc. ...
Page 29
... A/D Idle bit 0 ADON: A/D On bit 1 = A/D converter module is enabled 0 = A/D converter module is disabled © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins ...
Page 30
... VCFG0 PCFG3 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared - source) REF + source) REF AN8 AN7 AN6 AN5 Digital I/O Preliminary R/W-0 R/W-0 R/W-0 PCFG2 PCFG1 PCFG0 bit Bit is unknown AN4 AN3 AN2 AN1 AN0 © 2009 Microchip Technology Inc. ...
Page 31
... F /2 OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ...
Page 32
... Figure 2-1. (1,2) CHS<3:0> V AIN (Input Voltage) VCFG<1:0> REF - REF AV SS and Preliminary 1011 AN11 1010 AN10 1001 AN9 1000 AN8 0111 AN7 0110 AN6 0101 AN5 0100 AN4 0011 AN3 0010 AN2 0001 AN1 0000 AN0 © 2009 Microchip Technology Inc. ...
Page 33
... Interconnect Resistance Sampling Switch C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY 2. Configure A/D interrupt (if desired): • Clear ADIF bit • Set ADIE bit • Set GIE bit 3. Wait the required acquisition time (if required). 4. ...
Page 34
... T based assumptions: ). The DD C HOLD Rs Conversion Error V DD Temperature (- HOLD ln(1/2048) S COFF ) ln(1/2048) μs Preliminary . This calculation is ACQ the following application system = 2.5 kΩ ≤ 1/2 LSb 3V → Rss = 2 kΩ 85°C (system max ms. © 2009 Microchip Technology Inc. ...
Page 35
... AD minimum Table 2-1 shows the resultant T times derived from AD the device operating frequencies and the A/D clock source selected. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY TABLE 2-1: AD Clock Source (T Operation 2 T OSC 4 T OSC 8 T ...
Page 36
... Next Q4: ADRESH:ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is connected to analog input. CYCLES (ACQT<2:0> = 010 Cycles Next Q4: ADRESH:ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is reconnected to analog input. Preliminary time is selected before ACQ = 0) ACQ ACQ © 2009 Microchip Technology Inc. ...
Page 37
... For these Reset values, see Section 4.0 “Reset” of the “PIC18F87J90 Family Data Sheet” (DS39933). © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY If the A/D is expected to operate while the device power-managed mode, the ACQT<2:0> and ADCS< ...
Page 38
... PIC18F87J93 FAMILY NOTES: DS39948A-page 36 Preliminary © 2009 Microchip Technology Inc. ...
Page 39
... See Register 3-1 and Register 3-2 for DEVID values. These registers are read-only and cannot be programmed by the user. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY 3.1 Device ID Registers The Device ID registers are “read-only” registers. They ...
Page 40
... DEV1 DEV0 bit 7 Legend Read-only bit bit 7-5 DEV<2:0>: Device ID bits 111 = PIC18F87J93 110 = PIC18F86J93 011 = PIC18F67J93 010 = PIC18F66J93 bit 4-0 REV<4:0>: Revision ID bits These bits are used to indicate the device revision. REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F87J93 FAMILY DEVICES (1) ...
Page 41
... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY (except V ) ...
Page 42
... MHz Note 1: When the on-chip voltage regulator is disabled, V ≤ V ≤ 3.6V. V DDCORE DD DS39948A-page 40 PIC18LF87J93 Family Frequency PIC18LF87J93 Family Frequency and V must be maintained so that DD DDCORE Preliminary (1) 3.6V 2.35V 48 MHz (1) 2.7V 2.35V 48 MHz © 2009 Microchip Technology Inc. ...
Page 43
... The A/D conversion result never decreases with an increase in the input voltage and has no missing codes current is from the RA3/AN3/V REFH the RA2/AN2/V -/CV pin or V REF REF © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Min Typ Max Units — — 12 bit — ...
Page 44
... Max (1) 0.8 12 (2) 1.4 — — (Note 4) 0.2 — cycle The source impedance ( Preliminary 1 0 NEW_DATA T CY DONE Units Conditions μs ≥ 3.0V T based, V OSC REF T AD μs μs clock divider the input channels is 50Ω. S © 2009 Microchip Technology Inc. ...
Page 45
... PACKAGING INFORMATION For packaging information, see the “PIC18F87J93 Family Data Sheet” (DS39933). © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Preliminary DS39948A-page 43 ...
Page 46
... PIC18F87J93 FAMILY NOTES: DS39948A-page 44 Preliminary © 2009 Microchip Technology Inc. ...
Page 47
... Program Memory (Instructions) Interrupt Sources I/O Ports Ports Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Packages © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY APPENDIX B: The differences between the devices listed in this data sheet are shown in Table B-1. PIC18F66J93 PIC18F67J93 64K 128K 32768 65536 28 28 Ports ...
Page 48
... MIGRATION FROM BASELINE TO ENHANCED DEVICES This section discusses how to migrate from a Baseline device (such as the PIC16C5X Enhanced MCU device (such as the PIC18FXXX). The following are the list of modifications over the PIC16C5X microcontroller family: Not Currently Available Preliminary © 2009 Microchip Technology Inc. ...
Page 49
... Flexible Oscillator Structure.......................................... 1 LCD Driver and Keypad Interface................................. 1 Low Power .................................................................... 1 Peripheral Highlights..................................................... 1 Special Microcontroller Attributes ................................. 2 I Internet Address ................................................................. 49 Interrupt Sources A/D Conversion Complete .......................................... 31 M Microchip Internet Web Site................................................ 49 Migration From Baseline to Enhanced Devices.................. 46 P Packaging Information ........................................................ 43 Pin Diagrams PIC18F66J93/67J93 ..................................................... 3 PIC18F86J93/87J93 ..................................................... 4 Pin Functions AV ........................................................................... ........................................................................... ........................................................................... ........................................................................... 26 SS ENVREG ...
Page 50
... Special Features of the CPU .............................................. 37 T Timing Diagrams A/D Conversion........................................................... 42 Timing Diagrams and Specifications A/D Conversion Requirements ................................... 42 V Voltage-Frequency Graphs Regulator Disabled, Industrial..................................... 40 Regulator Enabled, Industrial ..................................... 40 W Worldwide Sales and Service Offices................................. 52 WWW Address ................................................................... 49 WWW, On-Line Support ....................................................... 6 Preliminary © 2009 Microchip Technology Inc. ...
Page 51
... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...
Page 52
... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39948A-page 50 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS39948A Preliminary © 2009 Microchip Technology Inc. ...
Page 53
... To order or obtain purchasing information such as pricing or delivery, refer to the factory or the listed sales office PART NO. X /XX Device Temperature Package Range (1,2) Device PIC18F66J93, PIC18F66J93T PIC18F67J93, PIC18F67J93T PIC18F86J93, PIC18F86J93T PIC18F87J93, PIC18F87J93T Temperature Range I = -40°C to +85°C (Industrial) Package PT = TQFP (Thin Quad Flatpack) Pattern ...
Page 54
... Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 Preliminary © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...