PIC12C671-04I/P Microchip Technology, PIC12C671-04I/P Datasheet - Page 333

• Manufacturer Part Number: PIC12C671-04I/P
• Description: IC MCU OTP 1KX14 A/D 8DIP
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12C671-04I/P

• Core Size: 8-Bit
• Program Memory Size: 1.75KB (1K x 14)
• Core Processor: PIC
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Type: OTP
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-DIP (0.300", 7.62mm)
• Controller Family/series: PIC12
• No. Of I/o's: 6
• Ram Memory Size: 128Byte
• Cpu Speed: 4MHz
• No. Of Timers: 1
• Digital Ic Case Style: DIP
• Processor Series: PIC12C
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Maximum Clock Frequency: 4 MHz
• Number Of Programmable I/os: 5
• Number Of Timers: 1
• Operating Supply Voltage: 3 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: ICE2000
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 4 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: ISPICR1 - ADAPTER IN-CIRCUIT PROGRAMMINGAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
• Eeprom Size: -
• Connectivity: -
• Lead Free Status / Rohs Status: Details

17.6
17.6.1
1997 Microchip Technology Inc.
Master SSP Module / Basic SSP Module Compatibility
Initialization
Example 17-2:
When changing from the SPI in the Basic SSP module, the SSPSTAT register contains two addi-
tional control bits. These bits are:
• SMP, SPI data input sample phase
• CKE, SPI Clock Edge Select
To be compatible with the SPI of the Master SSP module, these bits must be appropriately con-
figured. If these bits are not at the states shown in
occur.
Table 17-4: New bit States for Compatibility
Basic SSP Module
CLRF
CLRF
BSF
MOVLW
MOVWF
BSF
BSF
BCF
BSF
MOVLW
MOVWF
CKP
1
0
STATUS
SSPSTAT
SSPSTAT, CKE ; CKE = 1
0x31
SSPCON
STATUS, RP0
PIE, SSPIE
STATUS, RP0
INTCON, GIE
DataByte
SSPBUF
SPI Master Mode Initialization
Preliminary
CKP
; Bank 0
; SMP = 0, CKE = 0, and clear status bits
; Set up SPI port, Master mode, CLK/16,
;
;
; Bank 1
; Enable SSP interrupt
; Bank 0
; Enable, enabled interrupts
; Data to be Transmitted
;
; Start Transmission
1
0
Data xmit on falling edge (CKE=1 & CKP=1)
Data sampled in middle (SMP=0 & Master mode)
Could move data from RAM location
Master SSP Module
CKE
0
0
Section 17. MSSP
Table
17-4, improper SPI communication may
SMP
0
0
DS31017A-page 17-57
17