DSPIC30F2011T-20E/ML Microchip Technology, DSPIC30F2011T-20E/ML Datasheet

IC DSPIC MCU/DSP 12K 28QFN

DSPIC30F2011T-20E/ML

Manufacturer Part Number
DSPIC30F2011T-20E/ML
Description
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr

Specifications of DSPIC30F2011T-20E/ML

Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
12
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
For Use With
DAF30-4 - DEVICE ATP FOR ICE4000
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
The dsPIC30F2011/2012 (Rev. A1) samples you have
received were found to conform to the specifications
and functionality described in the following documents:
• DS70157 – “dsPIC30F/33F Programmer’s
• DS70139 – “dsPIC30F2011/2012/3012/3013 Data
• DS70046 – “dsPIC30F Family Reference Manual”
The exceptions to the specifications in the documents
listed above are described in this section. These
exceptions are described for the specific devices that
are listed below:
• dsPIC30F2011
• dsPIC30F2012
These devices may be identified by the following
message that appears in the MPLAB
Window under MPLAB IDE, when a “Reset and
Connect” operation is performed within MPLAB IDE:
Setting Vdd source to target
Target Device dsPIC30F2011 found,
revision = Rev 1001
...Reading ICD Product ID
Running ICD Self Test
...Passed
MPLAB ICD 2 Ready
The errata described in this section will be addressed
in
dsPIC30F2012 devices.
© 2008 Microchip Technology Inc.
Reference Manual”
Sheet”
future
revisions
dsPIC30F2011/2012 Rev. A1 Silicon Errata
of
dsPIC30F2011
®
ICD 2 Output
dsPIC30F2011/2012
and
Silicon Errata Summary
The following list summarizes the errata described in
this document:
1.
2.
3.
4.
5.
6.
7.
8.
9.
Malfunction of EMUC2 pin on
dsPIC30F2011/2012
On the dsPIC30F2011/2012, the EMUC2 pin is
susceptible to negative voltage spikes and
requires additional protection.
MAC Class Instructions with ±4 Address
Modification
Sequential MAC instructions, which prefetch data
from Y data space using ±4 address modification,
will cause an address error trap.
Decimal Adjust Instruction
The Decimal Adjust instruction, DAW.b, may
improperly clear the Carry bit, C (SR<0>).
Sequential Interrupts
Sequential interrupts after modifying the CPU IPL,
interrupt IPL, interrupt enable or interrupt flag may
cause an address error trap.
DISI Instruction
The DISI instruction will not disable interrupts if a
DISI instruction is executed in the same
instruction
decrements to zero.
Output Compare Module
The output compare module will produce a glitch
on the output when an I/O pin is initially set high
and the module is configured to drive the pin low at
a specified time.
Output Compare Module in PWM Mode
Output compare will produce a glitch when loading
0% duty cycle in PWM mode. It will also miss the
next compare after the glitch.
INT0, ADC and Sleep Mode
ADC event triggers from the INT0 pin will not
wake-up the device from Sleep mode if the SMPI
bits are non-zero.
4x and 8x PLL Mode
If 4x or 8x PLL mode is used, the input frequency
range is 5 MHz-10 MHz instead of 4 MHz-10 MHz.
cycle
that
the
DS80273F-page 1
DISI
counter

Related parts for DSPIC30F2011T-20E/ML

DSPIC30F2011T-20E/ML Summary of contents

Page 1

... MPLAB ICD 2 Ready The errata described in this section will be addressed in future revisions of dsPIC30F2011 dsPIC30F2012 devices. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 Silicon Errata Summary The following list summarizes the errata described in this document: 1. Malfunction of EMUC2 pin on dsPIC30F2011/2012 On the dsPIC30F2011/2012, the EMUC2 pin is susceptible to negative voltage spikes and requires additional protection ...

Page 2

... SDA and SCL pins, causing a false communication start in a single-master configuration or a bus collision in a multi-master configuration. The following sections describe the errata and work around to these errata, where they may apply. © 2008 Microchip Technology Inc. ® DSC ...

Page 3

... Adding an accumulator write back (a dummy write back if needed) to either of the MAC class instructions not use the + = address modification not prefetch data from Y data space. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 3. Module: CPU – Instruction DAW.b The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR< ...

Page 4

... One may use a large DISI value and then set the DISICNT register to zero, as shown in Example 3. A macro may also be used to perform this task, as shown in Example 4. // protect CPU IPL modification // set CPU IPL remove DISI protection // safely modify the CPU IPL © 2008 Microchip Technology Inc. ...

Page 5

... Work around None. However, the user may use a timer interrupt and write to the associated PORT register to control the pin manually. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 7. Module: Output Compare in PWM Mode If the desired duty cycle is ‘0’ (OCxRS = 0), the module will generate a high level glitch ...

Page 6

... Sleep mode. Example 5 described above would apply to a dsPIC30F2011 device. ; Ensure flag is reset ; Return from Interrupt Service Routine the function call would be following the or _GotoSleep demonstrates the work around © 2008 Microchip Technology Inc. ...

Page 7

... Note: The above work around is recommended for users for whom application hardware changes are not possible. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 Work around 3: Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 32 kHz Low-Power (LP) Oscillator with a 64:1 postscaler mode ...

Page 8

... If the D_A flag and the I2COV flag are both set, a valid data byte was received and a previous valid data byte was lost. It will be necessary to code for handling this overflow condition. © 2008 Microchip Technology Inc slave interrupt 2 C nodes. ...

Page 9

... Clock Failure Status bit (OSCCON<3>). If this bit is clear, return from the trap service routine immediately and continue program execution. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 16. Module: PSV Operations An address error trap occurs in certain addressing modes when accessing the first four bytes of an PSV page ...

Page 10

... For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin. DS80273F-page module is that have 2 C © 2008 Microchip Technology Inc. ...

Page 11

... Added silicon issues 14 and 15 (I C), and 16 (Timer). Removed silicon issue 8 (Using OSC2/RC15 pin for Digital I/O). Revision F (9/2008) 2 Replaced issues 11 and with issue 19 (I Added silicon issues 15 (PLL Lock Status Bit), 16 (PSV 2 Operations) and 17-19 (I C). © 2008 Microchip Technology Inc. dsPIC30F2011/2012 2 C). DS80273F-page 11 ...

Page 12

... NOTES: DS80273F-page 12 © 2008 Microchip Technology Inc. ...

Page 13

... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 14

... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. 01/02/08 ...

Related keywords