AT32UC3L064-AUT Atmel, AT32UC3L064-AUT Datasheet - Page 8

• Manufacturer Part Number: AT32UC3L064-AUT
• Description: MCU AVR32 64KB FLASH 48TQFP
• Manufacturer: Atmel
• Series: AVR®32 UC3r

Specifications of AT32UC3L064-AUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, PWM, WDT
• Number Of I /o: 36
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 3.6 V
• Data Converters: A/D 9x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-TQFP, 48-VQFP
• Processor Series: AT32UC3x
• Core: AVR32
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: SPI/TWI/USART
• Maximum Clock Frequency: 50 MHz
• Number Of Programmable I/os: 36
• Number Of Timers: 7
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR32, EWAVR32-BL
• Development Tools By Supplier: AT32UC3L-EK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 9-ch x 10-bit
• Package: 48TQFP
• Device Core: AVR32
• Family Name: AT32
• Maximum Speed: 50 MHz
• Operating Supply Voltage: 1.8|3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

page 7
System Performance
Single Cycle SRAM
Fast SRAM access is critical to achieving the
necessary computing performance. The UC3 CPU
has a single-cycle access to the SRAM embedded
in the CPU itself.
Split Memory Architecture with
DMA
High performance peripheral modules require
a true memory DMA controller. In addition, the
memory is partitioned such that one memory block
resides inside the CPU to support single cycle
memory access during program execution. To maximize the bandwidth, two more SRAMs are placed on
two different layers on the multi-layered high-speed bus and can act as data buffers for high-speed periph-
erals like the USB. The SRAMs are coupled to the memory DMA controller such that data can be efficiently
moved without loading the CPU.
Bus Matrix
To ensure sufficient data bandwidth, the 32-bit AVR architects have designed a set of parallel buses where
each bus master has a dedicated bus for all the slaves. This gives the 32-bit AVR a tremendous data band-
width and removes the bottleneck encountered in traditional 32-bit microcontrollers.
Code Density and Efficiency
The 32-bit AVR architecture was designed in close cooperation with compiler experts. This ensures that the
AVR architecture excels when compiling high-level programming languages like C and C++. Compact and
extended instructions are chosen by the compiler without any performance penalty introduced by legacy
architectures. A compact code is important, not only because it resolves in a smaller memory footprint, but
also because a dense instruction can easily be optimized for both speed and size.
For embedded systems, system performance is much more than a good MIPS number. It is important to
have powerful, fast peripherals and an energy-efficient memory system that allows the application to run
effortlessly with minimal power consumption.
Unrivalled DSP Performance
By including powerful instructions for single cycle multiply
accumulate and fractional multiply for various number
formats, the 32-bit AVR UC3 delivers unrivalled DSP per-
formance compared to legacy architectures. In the AVR
UC3 Software Framework more than 70 DSP functions
have been assembly optimized utilizing these instruc-
tions. DSP has never been easier.
AVR UC3 FlASH MICROCONTROllERS
Everywhere You Are
®