AT91SAM9261-CJ-999 Atmel, AT91SAM9261-CJ-999 Datasheet
AT91SAM9261-CJ-999
Specifications of AT91SAM9261-CJ-999
Available stocks
Related parts for AT91SAM9261-CJ-999
AT91SAM9261-CJ-999 Summary of contents
Page 1
... MHz On-chip Oscillator and two PLLs • Power Management Controller (PMC) – Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities – Four Programmable External Clock Signals ® ® Thumb Processor ® Acceleration ™ ® AT91 ARM Thumb-based Microcontrollers AT91SAM9261 Preliminary 6062M–ATARM–23-Mar-09 ...
Page 2
... VDDOSC and for VDDPLL – 2.7V to 3.6V for VDDIOP (Peripheral I/Os) – 1.65V to 1.95V and 3.0V to 3.6V for VDDIOM (Memory I/Os) • Available in a 217-ball LFBGA RoHS-compliant Package AT91SAM9261 Preliminary 2 Compliant ® Infrared Modulation/Demodulation 6062M–ATARM–23-Mar-09 ...
Page 3
... DSP instruction set and Jazelle Java accelerator. It achieves 210 MIPS at 190 MHz. The AT91SAM9261 is an optimized host processor for applications with an LCD display. Its inte- grated LCD controller supports BW and up to 16M color, active and passive LCD displays. The 160 Kbyte integrated SRAM can be configured as a frame buffer minimizing the impact for LCD refresh on the overall processor performance ...
Page 4
... Block Diagram Figure 2-1. AT91SAM9261 Block Diagram JTAGSEL TDI JTAG TDO TMS Boundary Scan TCK NTRST RTCK System Controller TST AIC FIQ IRQ0-IRQ2 DRXD DBGU DTXD PDC PCK0-PCK3 PLLRCA PLLA PLLRCB PMC PLLB XIN OSC XOUT WDT PIT GPBREG XIN32 OSC ...
Page 5
... Test Reset Signal JTAGSEL JTAG Selection TSYNC Trace Synchronization Signal TCLK Trace Clock TPS0 - TPS2 Trace ARM Pipeline Status TPK0 - TPK15 Trace Packet Port 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Type Active Level Power Power Power Power Power Power Power Ground Ground ...
Page 6
... CompactFlash IO Write CFRNW CompactFlash Read Not Write CFCS0 - CFCS1 CompactFlash Chip Select Lines NANDOE NAND Flash Output Enable NANDWE NAND Flash Write Enable NANDCS NAND Flash Chip Select AT91SAM9261 Preliminary 6 Type Active Level Reset/Test I/O Low Input Input Debug Unit Input ...
Page 7
... Master Out Slave In SPI1_MOSI SPI0_SPCK - SPI Serial Clock SPI1_SPCK SPI0_NPCS0, SPI Peripheral Chip Select 0 SPI1_NPCS0 SPI0_NPCS1 - SPI0_NPCS3 SPI Peripheral Chip Select SPI1_NPCS1 - SPI1_NPCS3 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Type Active Level SDRAM Controller Output Output High Output Low Output Output Low Output Low ...
Page 8
... USB Device Port Data - DDP USB Device Port Data + HDMA USB Host Port A Data - HDPA USB Host Port A Data + HDMB USB Host Port B Data - HDPB USB Host Port B Data + AT91SAM9261 Preliminary 8 Type Active Level Two-Wire Interface I/O I/O LCD Controller Output Output Output ...
Page 9
... Package and Pinout The AT91SAM9261 is available in a 217-ball LFBGA RoHS-compliant package mm, 0.8 mm ball pitch 4.1 217-ball LFBGA Package Outline Figure 4-1 A detailed mechanical description is given in the section “AT91SAM9261 Mechanical Character- istics” of the product datasheet. Figure 4-1. 6062M–ATARM–23-Mar-09 shows the orientation of the 217-ball LFBGA Package. ...
Page 10
... Pinout Table 4-1. AT91SAM9261 Pinout for 217-ball LFBGA Package Pin Signal Name Pin A1 A19 D5 A2 A16/BA0 D6 A3 A14 D7 A4 A12 D10 A7 A3 D11 A8 A2 D12 A9 NC D13 A10 XOUT32 D14 A11 XIN32 D15 A12 DDP D16 A13 HDPB D17 A14 ...
Page 11
... GNDBU, GNDOSC and GNDPLL, respectively. 5.2 Power Consumption The AT91SAM9261 consumes about 550 µA of static current on VDDCORE at 25°C. This static current rises 5 the temperature increases to 85°C. On VDDBU, the current does not exceed 3 µA @25°C, but can rise µA @85°C. ...
Page 12
... This is explicitly indicated in the column “Reset State” of the PIO Controller multiplexing tables. 6.5 Shutdown Logic Pins The SHDN pin is an output only, driven by Shutdown Controller. The pin WKUP is an input only. It can accept voltages only between 0V and VDDBU. AT91SAM9261 Preliminary 12 6062M–ATARM–23-Mar-09 ...
Page 13
... Separate Address and Data Buses for both the 32-bit instruction interface and the – On Address and Data Buses, data can be 8-bit (Bytes), 16-bit (Half-words) or 32-bit 6062M–ATARM–23-Mar-09 each quarter of the page system flexibility 32-bit data interface (Words) AT91SAM9261 Preliminary 13 ...
Page 14
... Selection is made by BMS pin sampled at reset. • Remap Command – Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory – Allows Handling of Dynamic Exception Vectors AT91SAM9261 Preliminary 14 ™ Peripheral DMA Controller to internal ROM, internal SRAM, EBI, APB, LCD Controller and USB Host Port. ...
Page 15
... Next Pointer Support, forbids strong real-time constraints on buffer management. • Nineteen channels – Two for each USART – Two for the Debug Unit – Two for each Serial Synchronous Controller – Two for each Serial Peripheral Interface – One for the Multimedia Card Interface 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 15 ...
Page 16
... Memories Figure 8-1. AT91SAM9261 Memory Mapping Address Memory Space 0x0000 0000 Internal Memories 256M Bytes 0x0FFF FFFF 0x1000 0000 EBI 256M Bytes Chip Select 0 0x1FFF FFFF 0x2000 0000 EBI 256M Bytes Chip Select 1/ SDRAMC 0x2FFF FFFF 0x3000 0000 EBI 256M Bytes ...
Page 17
... Single Cycle Access at full bus speed • 160 KB Fast SRAM – Single Cycle Access at full bus speed – Supports ARM926EJ-S TCM interface at full processor speed 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary ™ Instruction and Data), three different Slaves are Table 8-3 for details. ...
Page 18
... Setup, SMC Pulse, SMC Cycle and SMC Mode CS0 registers. 8.1.1.1 Internal SRAM The AT91SAM9261 embeds a high-speed 160 Kbyte SRAM. This Internal SRAM is split into three areas. Its Memory Mapping is detailed in • Internal SRAM A is the ARM926EJ-S Instruction TCM and the user can map this SRAM block anywhere in the ARM926 instruction memory space using CP15 instructions ...
Page 19
... Note: 1. Configuration after reset. 8.1.1.2 Internal ROM The AT91SAM9261 integrates a 32 Kbyte Internal ROM mapped at address 0x0040 0000 also accessible at address 0x0 after reset and before remap if the BMS is tied high during reset. 8.1.1.3 USB Host Port The AT91SAM9261 integrates a USB Host Port Open Host Controller Interface (OHCI). The reg- isters of this interface are directly accessible on the AHB Bus and are mapped like a standard internal memory at address 0x0050 0000 ...
Page 20
... When REMAP = 0, BMS allows the user to lay out to 0x0, at his convenience, the ROM or an external memory. This is done via hardware at reset. Note: The AT91SAM9261 Bus Matrix manages a boot memory that depends on the level on the BMS pin at reset. The internal memory area mapped between address 0x0 and 0x000F FFFF is reserved for this purpose. ...
Page 21
... External Bus Interface User Peripherals System Peripherals 8.2 External Memories The external memories are accessed through the External Bus Interface (Bus Matrix Slave 3). Refer to the memory map in 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary ETM9 Memory Mapping Area Access Type Internal Data Internal Fetch ...
Page 22
... EA00 and 0xFFFF FFFF. Each peripheral has an address space of 256 or 512 Bytes, representing 64 or 128 registers. Figure 9-1 on page 23 Figure 8-1 on page 16 peripherals. AT91SAM9261 Preliminary 22 shows the System Controller block diagram. shows the mapping of the User Interfaces of the System Controller 6062M–ATARM–23-Mar-09 ...
Page 23
... Power Management UHPCK PLLACK Controller LCDCK MCK PLLBCK pmc_irq int idle periph_irq{2..4] irq0-irq2 dbgu_rxd PIO fiq Controllers dbgu_txd AT91SAM9261 Preliminary nirq nfiq ice_nreset ntrst ARM926EJ-S force_ntrst proc_nreset PCK debug jtag_nreset Boundary Scan TAP Controller MCK Bus Matrix periph_nreset UDPCK periph_clk[10] USB Device ...
Page 24
... Embeds Two PLLs – Outputs 80 to 240 MHz clocks – Integrates an input divider to increase output accuracy – 1 MHz minimum input frequency • Provides SLCK, MAINCK, PLLACK and PLLBCK. Figure 9-2. AT91SAM9261 Preliminary 24 Clock Generator Block Diagram Clock Generator XIN32 Slow Clock ...
Page 25
... MAINCK /1,/2,/4 PLLACK /1,/2,/4,...,/64 PLLBCK Programmable Clock Controller SLCK MAINCK PLLACK PLLBCK PLLBCK ® ® /WindowsCE compliant tick generator AT91SAM9261 Preliminary Processor Clock PCK Controller int Idle Mode MCK APB Peripherals Clock Controller periph_clk[2..21] ON/OFF AHB Peripherals Clock Controller HCKx ...
Page 26
... Even, Odd, Mark or Space Parity Generation – Parity, Framing and Overrun Error Detection – Automatic Echo, Local Loopback and Remote Loopback Channel Modes – Support for two PDC channels with connection to receiver and transmitter • Debug Communication Channel Support AT91SAM9261 Preliminary 26 interrupts processor Generator ...
Page 27
... Multi-drive option enables driving in open drain – Programmable pull up on each I/O line – Pin data status register, supplies visibility of the level on the pin at any time • Synchronous output, provides Set and Clear of several I/O lines in a single write 6062M–ATARM–23-Mar-09 peripherals AT91SAM9261 Preliminary 27 ...
Page 28
... Note: AT91SAM9261 Preliminary 28 Figure 8-1 on page defines the Peripheral Identifiers of the AT91SAM9261. A peripheral identifier is Peripheral Identifiers Peripheral Mnemonic Peripheral Name AIC Advanced Interrupt Controller SYSIRQ System Interrupt PIOA Parallel I/O Controller A PIOB Parallel I/O Controller B PIOC Parallel I/O Controller C - Reserved US0 ...
Page 29
... Peripheral Multiplexing on PIO Lines The AT91SAM9261 features three PIO controllers, PIOA, PIOB and PIOC, that multiplex the I/O lines of the peripheral set. Each PIO Controller controls up to thirty-two lines. Each line can be assigned to one of two peripheral functions page 33 lers. The two columns “Function” and “Comments” have been inserted for the user’s own comments ...
Page 30
... Alternatively, using the second implementation of the clock outputs prevents using the LCD Controller Interface and/or USART0. 10.3.1.10 Interrupt Lines • Using FIQ prevents using the USART0 control signals. • Using IRQ0 prevents using the NWAIT EBI signal. • Using the IRQ1 and/or IRQ2 prevents using the SPI1. AT91SAM9261 Preliminary 30 6062M–ATARM–23-Mar-09 ...
Page 31
... TPK10 SPI1_NPCS3 PA27 TPK11 SPI0_NPCS1 PA28 TPK12 SPI0_NPCS2 PA29 TPK13 SPI0_NPCS3 PA30 TPK14 A23 PA31 TPK15 A24 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Application Usage Reset Comments State Power Supply I/O VDDIOP I/O VDDIOP I/O VDDIOP I/O VDDIOP I/O VDDIOP I/O VDDIOP ...
Page 32
... PB28 SPI1_NPCS0 LCDD23 PB29 SPI1_SPCK IRQ2 PB30 SPI1_MISO IRQ1 PB31 SPI1_MOSI PCK2 Note: 1. PB3 is multiplexed with BMS signal. Care should be taken during reset time. AT91SAM9261 Preliminary 32 Application Usage Reset Comments State Power Supply I/O VDDIOP I/O VDDIOP I/O VDDIOP (1) See footnote ...
Page 33
... D26 TK2 PC27 D27 TD2 PC28 D28 RD2 PC29 D29 RK2 PC30 D30 RF2 PC31 D31 PCK1 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Application Usage Reset Comments State Power Supply I/O VDDIOP I/O VDDIOP I/O VDDIOP A25 VDDIOP I/O VDDIOP I/O VDDIOP ...
Page 34
... Static Memory Controller on NCS3, Optional NAND Flash Support – Static Memory Controller on NCS4 - NCS5, Optional CompactFlash Support – Static Memory Controller on NCS6 - NCS7 AT91SAM9261 Preliminary 34 IDE) are supported but the signals -IOIS16 (I/O and True IDE modes) and -ATA SEL (True IDE mode) are not handled. 6062M– ...
Page 35
... Energy-saving Capabilities – Self-refresh, power down and deep power down modes supported • Error detection – Refresh Error Interrupt • SDRAM Power-up Initialization by software • CAS Latency and 3 supported • Auto Precharge Command not used 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 35 ...
Page 36
... RS485 with driver control signal • ISO7816 Protocols for interfacing with smart cards – NACK handling, error counter with repetition and iteration limit • IrDA modulation and demodulation – Communication 115.2 Kbps AT91SAM9261 Preliminary 36 fifteen peripherals Sensors and data per chip select ...
Page 37
... Each MCI has two slots, each supporting – One slot for one MultiMedia Card bus ( cards) or – One SD Memory Card • Support for stream, block and multi-block data read and write 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 2 S, TDM Buses, Magnetic Card Reader and 37 ...
Page 38
... STN • bits per pixel (palletized), 16, 24 bits per pixel (non-palletized) for TFT • Single clock domain architecture • Resolution supported up to 2048 x 2048 AT91SAM9261 Preliminary 38 Endpoint 0: 8 bytes, no ping-pong mode Endpoint 1, Endpoint 2: 64 bytes, ping-pong mode ...
Page 39
... The ARM926EJ-S provides a complete high performance processor subsystem, including: • an ARM9EJ-S • a Memory Management Unit (MMU) • separate instruction and data AMBA • separate instruction and data TCM interfaces 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary ™ processor is a member of the ARM9 ™ integer core ® ...
Page 40
... Jazelle state: variable length, byte-aligned Jazelle instructions. In Jazelle state, all instruction Fetches are in words. 11.3.2 Switching State The operating state of the ARM9EJ-S core can be switched between: • ARM state and THUMB state using the BX and BLX instructions, and loads to the PC AT91SAM9261 Preliminary 40 ARM926EJ-S Coprocessor Interface Droute ...
Page 41
... User mode is the usual ARM program execution state used for executing most application programs • Fast Interrupt (FIQ) mode is used for handling fast interrupts suitable for high-speed data transfer or channel process • Interrupt (IRQ) mode is used for general-purpose interrupt handling 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 41 ...
Page 42
... The ARM9EJ-S core has a total of 37 registers. • 31 general-purpose 32-bit registers • 6 32-bit status registers Table 11-1 Table 11-1. User and System Mode R10 R11 R12 R13 R14 PC CPSR AT91SAM9261 Preliminary 42 shows all the registers in all modes. ™ ARM9TDMI Modes and Registers Layout Supervisor Mode Abort Mode ...
Page 43
... The ARM9EJ-S core contains one CPSR, and five SPSRs for exception handlers to use. The program status registers: • hold information about the most recently performed ALU operation • control the enabling and disabling of interrupts • set the processor operation mode 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 43 ...
Page 44
... More than one exception can happen at a time, therefore the ARM9EJ-S takes the arisen excep- tions according to the following priority order: • Reset (highest priority) • Data Abort • FIQ • IRQ • Prefetch Abort • BKPT, Undefined instruction, and Software Interrupt (SWI) (Lowest priority) AT91SAM9261 Preliminary Reserved Jazelle state bit ...
Page 45
... ARM Instruction Set Overview The ARM instruction set is divided into: • Branch instructions 6062M–ATARM–23-Mar-09 into LR (current PC(r15 depending on the exception). (current depending on the exception) that causes the program to resume from the correct place on return. AT91SAM9261 Preliminary 45 ...
Page 46
... B BX LDR LDRSH LDRSB LDRH LDRB LDRBT LDRT LDM SWP MCR LDC CDP AT91SAM9261 Preliminary 46 gives the ARM instruction mnemonic list. ARM Instruction Mnemonic List Operation Move Add Subtract Reverse Subtract Compare Test Logical AND Logical Exclusive OR Multiply Sign Long Multiply ...
Page 47
... Thumb instruction mnemonic list. Thumb Instruction Mnemonic List Operation Move Add Subtract Compare Test Logical AND Logical Exclusive OR AT91SAM9261 Preliminary Mnemonic Operation MRRC Move double from coprocessor Alternative move of ARM reg to MCR2 coprocessor MCRR Move double to coprocessor Alternative Coprocessor Data ...
Page 48
... Caches (ICache, DCache and write buffer) • TCM • MMU • Other system options To control these features, CP15 provides 16 additional registers. See Table 11-5. Register AT91SAM9261 Preliminary 48 Thumb Instruction Mnemonic List (Continued) Operation Logical Shift Left Arithmetic Shift Right Multiply ...
Page 49
... Register locations 0, 5 and 13 each provide access to more than one register. The register accessed depends on the value of the opcode_2 field. 2. Register location 9 provides access to more than one register. The register accessed depends on the value of the CRm field. AT91SAM9261 Preliminary Read/Write Read/write Read/write ...
Page 50
... L: Instruction Bit 0 = MCR instruction 1 = MRC instruction • opcode_1[23:20]: Coprocessor Code Defines the coprocessor specific code. Value is c15 for CP15. • cond [31:28]: Condition For more details, see Chapter 2 in ARM926EJ-S TRM, ref. DDI0198B. AT91SAM9261 Preliminary 50 MCR/MRC{cond} p15, opcode_1, Rd, CRn, CRm, opcode_2 ...
Page 51
... Sections and tiny pages have a single set of access permissions whereas large and small pages can be associated with 4 sets of access permissions, one for each subpage (quarter of a page). 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary shows the different attributes of each page in the physical memory. Mapping Details Mapping Size ...
Page 52
... The caches (ICache and DCache) are four-way set associative, addressed, indexed and tagged using the Modified Virtual Address (MVA), with a cache line length of eight words with two dirty bits for the DCache. The ICache and DCache provide mechanisms for cache lockdown, cache pollution control, and line replacement. AT91SAM9261 Preliminary 52 6062M–ATARM–23-Mar-09 ...
Page 53
... DCache can be enabled or disabled by writing either bit C in register 1 of CP15 (see Tables 4-3 and 4-4 on page 4-5 in ARM926EJ-S TRM, ref. DDI0222B). The DCache supports write-through and write-back cache operations, selected by memory region using the C and B bits in the MMU translation tables. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 53 ...
Page 54
... TCM region register (register 9) in CP15 maps TCMs and enables them. The data side of the ARM9EJ-S core is able to access the ITCM. This is necessary to enable code to be loaded into the ITCM, for SWI and emulated instruction handlers, and for accesses to PC-relative literal pools. AT91SAM9261 Preliminary 54 6062M–ATARM–23-Mar-09 ...
Page 55
... The ARM926EJ-S processor performs all AHB accesses as single word, bursts of four words, or bursts of eight words. Any ARM9EJ-S core request that is not words in size is split into packets of these sizes. Note that the Atmel bus is AHB-Lite protocol compliant, hence it does not support split and retry requests. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 55 ...
Page 56
... The ARM926EJ-S BIU performs address alignment checking and aligns AHB addresses to the necessary boundary. 16-bit accesses are aligned to halfword boundaries, and 32-bit accesses are aligned to word boundaries. AT91SAM9261 Preliminary 56 gives an overview of the supported transfers and different kinds of transactions they Single transfer of word, half word, or byte: • ...
Page 57
... AT91SAM9261 Debug and Test 12.1 Overview The AT91SAM9261 features a number of complementary debug and test capabilities. A com- mon JTAG/ICE (In-Circuit Emulator) port is used for standard debugging functions, such as downloading code and single-stepping through programs. An ETM (Embedded Trace Macrocell) provides more sophisticated debug features such as address and data comparators, half-rate clock mode, counters, sequencer and FIFO ...
Page 58
... ICE/JTAG interface. Figure 12-2. Application Debug and Trace Environment Example AT91SAM9261 Preliminary 58 shows a complete debug environment example. The ICE/JTAG inter- ICE/JTAG Trace Port Interface Interface ICE/JTAG Trace Connector Connector RS232 AT91SAM9261 Connector AT91SAM9261-based Application Board Host Debugger Terminal 6062M–ATARM–23-Mar-09 ...
Page 59
... Test vectors are sent and inter- Test Adaptor JTAG Interface ICE/JTAG Chip n Connector AT91SAM9261 AT91SAM9261-based Application Board In Test Debug and Test Pin List Function Reset/Test Microcontroller Reset Test Mode Select ICE and JTAG Test Clock Test Data In ...
Page 60
... It can be pulsed at any frequency. Note the maximum JTAG clock rate on ARM926EJ-S cores is 1/6th the clock of the CPU. This gives 5.45 kHz maximum initial JTAG clock rate for an ARM9E running from the 32.768 kHz slow clock. AT91SAM9261 Preliminary 60 Debug and Test Pin List ...
Page 61
... Thus the maximum frequency of all the trace port signals does not exceed one half of the ARM926EJ-S clock speed. The Embedded Trace Macrocell input and output resources are not used in the AT91SAM9261. The Embedded Trace is a real-time trace module with the capability of tracing the ARM9EJ-S instructions and data ...
Page 62
... In range mode, the address comparators are arranged in pairs to form a virtual address range resource. Details of the address comparator programming are: • The first comparator is programmed with the range start address. • The second comparator is programmed with the range end address. AT91SAM9261 Preliminary 62 Trace ARM926EJ-S Control ...
Page 63
... The ETM9 is implemented in half-rate mode that allows both rising and falling edge data tracing of the trace clock. The half-rate mode is implemented to maintain the signal clock integrity of high-speed systems (up to 100 Mhz). 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary ETM Memory Map Inputs Layout Area Access Type Internal ...
Page 64
... ID that identifies the processor to the ICE system. This is not IEEE 1149.1 JTAG-compliant not possible to switch directly between JTAG and ICE operations. A chip reset must be per- formed after JTAGSEL is changed. A Boundary-scan Descriptor Language (BSDL) file is provided to set up test. AT91SAM9261 Preliminary 64 ARM926EJ-S Clock Trace Clock TraceData ...
Page 65
... The Boundary-scan Register (BSR) contains 484 bits that correspond to active pins and associ- ated control signals. Each AT91SAM9261 input/output pin corresponds to a 3-bit register in the BSR. The OUTPUT bit contains data that can be forced on the pad. The INPUT bit facilitates the observability of data applied to the pad ...
Page 66
... AT91SAM9261 Preliminary 66 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name D10 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT CONTROL internal INPUT ...
Page 67
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 420 419 D11 418 417 416 D12 415 414 413 412 D13 411 410 409 D14 408 407 406 D15 405 404 403 PC16 402 401 ...
Page 68
... AT91SAM9261 Preliminary 68 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name PC31 PC20 PC21 PC22 PC23 PC24 PC25 PC26 PC27 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT ...
Page 69
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 348 347 PC28 346 345 344 343 PC29 342 341 340 339 PC0 338 337 336 335 PC1 334 333 332 331 PC2 330 329 328 ...
Page 70
... AT91SAM9261 Preliminary 70 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name PC7 PC8 PC9 PC10 PC11 PC12 PC13 PC14 PC15 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT ...
Page 71
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 276 275 PA0 274 273 272 271 PA1 270 269 268 267 PA2 266 265 264 263 PA3 262 261 260 259 PA4 258 257 256 ...
Page 72
... AT91SAM9261 Preliminary 72 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name PA9 PA10 PA11 PA12 PA13 PA14 PA15 PA16 PA17 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT ...
Page 73
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 204 203 PA18 202 201 200 199 PA19 198 197 196 195 PA20 194 193 192 191 PA21 190 189 188 187 PA22 186 185 184 ...
Page 74
... AT91SAM9261 Preliminary 74 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name PA27 PA28 PA29 PA30 PA31 PB0 PB1 PB2 PB3 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT ...
Page 75
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 132 131 PB4 130 129 128 127 PB5 126 125 124 123 PB6 122 121 120 119 PB7 118 117 116 115 PB8 114 113 112 ...
Page 76
... Table 12-3. Bit Number AT91SAM9261 Preliminary 76 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 96 95 PB13 PB14 PB15 PB16 PB17 PB18 PB19 PB20 PB21 62 61 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT CONTROL internal INPUT IN/OUT OUTPUT CONTROL internal INPUT ...
Page 77
... Table 12-3. Bit Number 6062M–ATARM–23-Mar-09 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 60 59 PB22 PB23 PB24 PB25 PB26 PB27 PB28 PB29 PB30 26 25 AT91SAM9261 Preliminary Pin Type Associated BSR Cells IN/OUT OUTPUT CONTROL internal IN/OUT OUTPUT CONTROL internal ...
Page 78
... Table 12-3. Bit Number AT91SAM9261 Preliminary 78 AT91SAM9261 JTAG Boundary Scan Register (Continued) Pin Name 24 23 PB31 A[15: A10 07 SDA10 06 A11 05 A12 04 A13 03 A14 02 A15 01 A16 00 A17 Pin Type Associated BSR Cells INPUT IN/OUT OUTPUT CONTROL internal OUT OUTPUT internal OUT OUTPUT ...
Page 79
... Set to 0x0. • PART NUMBER[27:12]: Product Part Number Product part Number is 0x5B08 • MANUFACTURER IDENTITY[11:1] Set to 0x01F. Bit[0] Required by IEEE Std. 1149.1. Set to 0x1. JTAG ID Code value is 0x05B0_803F. 6062M–ATARM–23-Mar- PART NUMBER MANUFACTURER IDENTITY AT91SAM9261 Preliminary 26 25 PART NUMBER MANUFACTURER IDENTITY ...
Page 80
... AT91SAM9261 Preliminary 80 6062M–ATARM–23-Mar-09 ...
Page 81
... AT91SAM9261 Boot Program 13.1 Description The Boot Program integrates different programs that manage download and/or upload into the different memories of the product. First, it initializes the Debug Unit serial port (DBGU) and the USB High Speed Device Port. The Boot program tries to detect SPI flash memories. The Serial flash Boot program and Data- ® ...
Page 82
... Figure 13-1. Boot Program Algorithm Flow Diagram SPI Serialflash Boot No SPI Dataflash Boot No NandFlash Boot No SD Card Boot No EEPROMBoot No AT91SAM9261 Preliminary 82 Device Setup Yes Download from Serial flash NPCS0 Timeout < Yes Download from Dataflash NPCS0 Timeout < Yes Download from NandFlash Timeout < 50ms ...
Page 83
... Jump to EEPROM Boot sequence. If EEPROM Boot succeeds, perform a remap and jump to 0x0. 12. Activation of the Instruction Cache 13. Jump to SAM-BA Boot sequence 14. Disable the WatchDog 15. Initialization of the USB Device Port 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary defines the crystals supported by the Boot Program. Crystals Supported by Software Auto-Detection (MHz) 3.2768 3.6864 4.608 4.9152 6 ...
Page 84
... The ARM exception vector 6 is used to store information needed by the DataFlash boot pro- gram. This information is described below. 6062M–ATARM–23-Mar-09 0x0000_0000 Internal ROM 0x0030_0000 Internal SRAM Offset (24 bits) AT91SAM9261 Preliminary 0x0000_0000 Internal SRAM REMAP 0x0010_0000 Internal ROM “Structure of ARM Vector 6” on page 84 ...
Page 85
... This application may be the application code or a second-level bootloader. 6062M–ATARM–23-Mar-09 Size of the code to download in bytes ea000006 B 0x20 eafffffe B 0x04 ea00002f B _main eafffffe B 0x0c eafffffe B 0x10 <- Code size = 4660 bytes 00001234 B 0x14 eafffffe B 0x18 AT91SAM9261 Preliminary 0 85 ...
Page 86
... The DataFlash boot reads the dataflash flash status register (Instruction code 0xD7). The data flash is considered as ready if bit 7 of the returned status register is set dataflash is connected does not answer, DataFlash boots exits after a 1000 attempts. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Start Send status command (0x05) Is status OK ? Yes Read the first 8 instructions (0x0b) ...
Page 87
... The DataFlash boot is configured to be compatible with the future design of the DataFlash. Figure 13-7. Serial DataFlash Download 13.7 NANDFlash Boot The NANDFlash Boot program searches for a valid application in the NANDFlash memory. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Start Send status command Is status OK ? Yes Read the first 8 instructions (32 bytes). ...
Page 88
... Address,# write a word Address, Value# read a word Address,# send a file Address,# receive a file Address, NbOfBytes# go Address# display version No argument AT91SAM9261 Preliminary “Valid Image Detection” on page 84 “Valid Image Detection” on page 84 Table 13-2. Example O200001,CA# o200001,# H200002,CAFE# h200002,# W200000,CAFEDECA# w200000,# S200000,# ...
Page 89
... CRC16 Figure 13-8 6062M–ATARM–23-Mar-09 There is a time-out on this command which is reached when the prompt ‘>’ appears before the end of the command execution. : Number of bytes in hexadecimal to receive NbOfBytes to 01) shows a transmission using this protocol. AT91SAM9261 Preliminary 89 ...
Page 90
... The device handles standard requests as defined in the USB Specification. Table 13-3. Request GET_DESCRIPTOR SET_ADDRESS SET_CONFIGURATION GET_CONFIGURATION AT91SAM9261 Preliminary 90 Host C SOH 01 FE Data[128] CRC CRC ACK SOH 02 FD Data[128] CRC CRC ACK SOH 03 FC Data[100] CRC CRC ...
Page 91
... To assure correct functionality recommended to plug in critical devices to other pins. Table 13-5 are driven during the boot sequence for a period of less than 1 second if no correct boot program is found. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Handled Standard Requests (Continued) Definition Returns status for the specified recipient. Used to set or enable a specific feature. ...
Page 92
... SPI0 PIOC PIOC PIOC Address Bus Address Bus MCI0 MCI0 MCI0 MCI0 MCI0 MCI0 TWI TWI DBGU DBGU AT91SAM9261 Preliminary 92 Pins Driven during Boot Program Execution Pin MOSI MISO SPCK NPCS0 NANDCS NAND OE NAND WE NAND CLE NAND ALE MCDA0 MCCDA MCCK ...
Page 93
... Block Diagram Figure 14-1. Reset Controller Block Diagram Backup Supply 6062M–ATARM–23-Mar-09 Reset Controller Main Supply POR Startup POR Counter NRST NRST Manager nrst_out WDRPROC wd_fault AT91SAM9261 Preliminary Reset State Manager user_reset exter_nreset SLCK rstc_irq proc_nreset periph_nreset backup_neset 93 ...
Page 94
... User Reset is reported to the Reset State Manager. However, the NRST Manager can be programmed to not trigger a reset when an assertion of NRST occurs. Writing the bit URSTEN RSTC_MR disables the User Reset trigger. AT91SAM9261 Preliminary 94 Figure 14-2 shows the block diagram of the NRST Manager. ...
Page 95
... The BMS signal is sampled three slow clock cycles after the Core Power-On-Reset output rising edge. Figure 14-3. BMS Sampling SLCK Core Supply POR output BMS Signal proc_nreset 6062M–ATARM–23-Mar-09 Slow Clock cycles. This gives the approximate duration of an assertion between 60 µs XXX BMS sampling delay = 3 cycles AT91SAM9261 Preliminary ...
Page 96
... SLCK MCK Backup Supply POR output Main Supply POR output backup_nreset proc_nreset RSTTYP periph_nreset NRST (nrst_out) AT91SAM9261 Preliminary 96 shows how he General Reset affects the reset signals. Startup Time Processor Startup = 2 cycles XXX EXTERNAL RESET LENGTH BMS Sampling = 2 cycles Any Freq. 0x0 = General Reset XXX 6062M– ...
Page 97
... The User Reset is left when NRST rises, after a two-cycle resynchronization time and a 2-cycle processor startup. The processor clock is re-enabled as soon as NRST is confirmed high. 6062M–ATARM–23-Mar-09 Resynch. Processor Startup 2 cycles = 2 cycles XXX EXTERNAL RESET LENGTH = 4 cycles (ERSTL = 1) AT91SAM9261 Preliminary Any Freq. 0x1 = WakeUp Reset XXX 97 ...
Page 98
... EXTRST: Writing EXTRST at 1 asserts low the NRST pin during a time defined by the field ERSTL in the Mode Register (RSTC_MR). The software reset is entered if at least one of these bits is set by the software. All these com- mands can be performed independently or simultaneously. The software reset lasts 2 Slow Clock cycles. AT91SAM9261 Preliminary Resynch ...
Page 99
... ERSTL. However, the resulting low level on NRST does not result in a User Reset state. 6062M–ATARM–23-Mar-09 Any Freq. Resynch. Processor Startup 1 cycle = 2 cycles XXX Any EXTERNAL RESET LENGTH AT91SAM9261 Preliminary 0x3 = Software Reset 8 cycles (ERSTL=2) 99 ...
Page 100
... When the WDRSTEN in WDT_MR bit is reset, the watchdog fault has no impact on the reset controller. Figure 14-8. Watchdog Reset SLCK MCK wd_fault proc_nreset RSTTYP periph_nreset Only if WDRPROC = 0 NRST (nrst_out) AT91SAM9261 Preliminary 100 Any Freq. Processor Startup = 2 cycles Any XXX EXTERNAL RESET LENGTH 8 cycles (ERSTL=2) 0x2 = Watchdog Reset 6062M–ATARM–23-Mar-09 ...
Page 101
... If the User Reset is disabled (URSTEN = 0) and if the interruption is enabled by the URSTIEN bit in the RSTC_MR register, the URSTS bit triggers an interrupt. Reading the RSTC_SR status register resets the URSTS bit and clears the interrupt. 6062M–ATARM–23-Mar-09 proc_nreset signal. AT91SAM9261 Preliminary Figure 101 ...
Page 102
... Figure 14-9. Reset Controller Status and Interrupt MCK Peripheral Access 2 cycle resynchronization NRST NRSTL URSTS rstc_irq if (URSTEN = 0) and (URSTIEN = 1) AT91SAM9261 Preliminary 102 read RSTC_SR 2 cycle resynchronization 6062M–ATARM–23-Mar-09 ...
Page 103
... Control Register (1) 0x04 Status Register 0x08 Mode Register Note: 1. The reset value of RSTC_SR either reports a General Reset or a Wake-up Reset depending on last rising power supply. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Name Access RSTC_CR Write-only RSTC_SR Read-only RSTC_MR Read-write Reset Back-up Reset ...
Page 104
... PERRST: Peripheral Reset effect KEY is correct, resets the peripherals. • EXTRST: External Reset effect KEY is correct, asserts the NRST pin. • KEY: Password Should be written at value 0xA5. Writing any other value in this field aborts the write operation. AT91SAM9261 Preliminary 104 KEY – ...
Page 105
... Comments Both VDDCORE and VDDBU rising VDDCORE rising Watchdog fault occurred Processor reset required by the software NRST pin detected low AT91SAM9261 Preliminary 26 25 – – – SRCMP 10 9 RSTTYP 2 1 – – 24 – 16 NRSTL ...
Page 106
... This field defines the external reset length. The external reset is asserted during a time of 2 allows assertion duration to be programmed between 60 µs and 2 seconds. • KEY: Password Should be written at value 0xA5. Writing any other value in this field aborts the write operation. AT91SAM9261 Preliminary 106 29 28 ...
Page 107
... Thus if the RTT is configured to trigger an interrupt, the interrupt occurs during 2 Slow Clock cycles after reading RTT_SR. To prevent several executions of the interrupt handler, the interrupt must be disabled in the interrupt handler and re-enabled when the status register is clear. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary set 0 RTT_SR RTTINC ...
Page 108
... RTT RTTINC (RTT_SR) ALMS (RTT_SR) APB Interface AT91SAM9261 Preliminary 108 Because of the asynchronism between the Slow Clock (SCLK) and the System Clock (MCK): 1) The restart of the counter and the reset of the RTT_VR current value register is effective only 2 slow clock cycles after the write of the RTTRST bit in the RTT_MR register. ...
Page 109
... Real-time Timer (RTT) User Interface Table 15-1. Register Mapping Offset Register 0x00 Mode Register 0x04 Alarm Register 0x08 Value Register 0x0C Status Register 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Name Access RTT_MR Read-write RTT_AR Read-write RTT_VR Read-only RTT_SR Read-only Reset 0x0000_8000 0xFFFF_FFFF ...
Page 110
... RTTINCIEN: Real-time Timer Increment Interrupt Enable 0 = The bit RTTINC in RTT_SR has no effect on interrupt The bit RTTINC in RTT_SR asserts interrupt. • RTTRST: Real-time Timer Restart 1 = Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter. AT91SAM9261 Preliminary 110 – ...
Page 111
... Defines the alarm value (ALMV+1) compared with the Real-time Timer. 15.4.3 Real-time Timer Value Register Name: RTT_VR Address: 0xFFFFFD28 Access Type: Read-only • CRTV: Current Real-time Value Returns the current value of the Real-time Timer. 6062M–ATARM–23-Mar- ALMV ALMV ALMV ALMV CRTV CRTV CRTV CRTV AT91SAM9261 Preliminary 111 ...
Page 112
... The Real-time Alarm occured since the last read of RTT_SR. • RTTINC: Real-time Timer Increment 0 = The Real-time Timer has not been incremented since the last read of the RTT_SR The Real-time Timer has been incremented since the last read of the RTT_SR. AT91SAM9261 Preliminary 112 – ...
Page 113
... Periodic Interval Counter, PICNT. The status bit PITS in the Status Regis- ter (PIT_SR) rises and triggers an interrupt, provided the interrupt is enabled (PITIEN in PIT_MR). 6062M–ATARM–23-Mar-09 PIT_MR PIV = ? 0 1 PIT_PIVR PIT_PIIR AT91SAM9261 Preliminary set 0 PIT_SR PITS reset 0 1 12-bit Adder read PIT_PIVR ...
Page 114
... PIV value is reached, and is then reset. PIT restarts counting, only if the PITEN is set again. The PIT is stopped when the core enters debug state. Figure 16-2. Enabling/Disabling PIT with PITEN 15 MCK Prescaler 0 PITEN CPIV 0 PICNT PITS (PIT_SR) APB Interface AT91SAM9261 Preliminary 114 APB cycle MCK 1 PIV - 1 PIV 1 0 read PIT_PIVR Figure 16-2 APB cycle ...
Page 115
... Periodic Interval Timer (PIT) User Interface Table 16-1. Register Mapping Offset Register 0x00 Mode Register 0x04 Status Register 0x08 Periodic Interval Value Register 0x0C Periodic Interval Image Register 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Name Access PIT_MR Read-write PIT_SR Read-only PIT_PIVR Read-only PIT_PIIR Read-only Reset 0x000F_FFFF 0x0000_0000 ...
Page 116
... PITEN: Period Interval Timer Enabled 0 = The Periodic Interval Timer is disabled when the PIV value is reached The Periodic Interval Timer is enabled. • PITIEN: Periodic Interval Timer Interrupt Enable 0 = The bit PITS in PIT_SR has no effect on interrupt The bit PITS in PIT_SR asserts interrupt. AT91SAM9261 Preliminary 116 – ...
Page 117
... The Periodic Interval timer has reached PIV since the last read of PIT_PIVR. 6062M–ATARM–23-Mar- – – – – – – – – – – – – AT91SAM9261 Preliminary 26 25 – – – – – – – – 24 – 16 – 8 – 0 PITS 117 ...
Page 118
... CPIV: Current Periodic Interval Value Returns the current value of the periodic interval timer. • PICNT: Periodic Interval Counter Returns the number of occurences of periodic intervals since the last read of PIT_PIVR. 6062M–ATARM–23-Mar- PICNT CPIV CPIV PICNT CPIV CPIV AT91SAM9261 Preliminary CPIV CPIV 118 ...
Page 119
... SHDN. 6062M–ATARM–23-Mar-09 read SHDW_SR reset WAKEUP0 SHDW_SR set read SHDW_SR reset SHDW_SHMR RTTWK SHDW_SR set AT91SAM9261 Preliminary SLCK Wake-up Shutdown Output Controller SHDW_SR Shutdown SHDW SHDN Type Input Output 119 ...
Page 120
... SHDW_SR. When using the RTT alarm to wake up the system, the user must ensure that the RTT alarm status flag is cleared before shutting down the system. Otherwise, no rising edge of the status flag may be detected and the wake-up fails. AT91SAM9261 Preliminary 120 SHDN ...
Page 121
... Should be written at value 0xA5. Writing any other value in this field aborts the write operation. 6062M–ATARM–23-Mar-09 Name SHDW_CR SHDW_MR SHDW_SR KEY – – – – – – – – – pin. AT91SAM9261 Preliminary Access Write-only Read-write Read-only – – – – – – Reset - 0x0000_0303 0x0000_0000 24 16 – 8 – 0 ...
Page 122
... Because of the internal synchronization of WKUP0, the (CPTWK Slow Clock cycles after the event on WKUP. • RTTWKEN: Real-time Timer Wake-up Enable 0 = The RTT Alarm signal has no effect on the Shutdown Controller The RTT Alarm signal forces the de-assertion of the AT91SAM9261 Preliminary 122 – ...
Page 123
... At least one wake-up alarm from the RTT occurred since the last read of SHDW_SR. 6062M–ATARM–23-Mar- – – – – – – – – – – – – AT91SAM9261 Preliminary 26 25 – – – – – – – – 24 – 16 RTTWK 8 – 0 WAKEUP0 123 ...
Page 124
... AT91SAM9261 Preliminary 124 6062M–ATARM–23-Mar-09 ...
Page 125
... The System Controller embeds 4 general-purpose backup registers. 18.2 General Purpose Backup Registers (GPBR) User Interface Table 18-1. Register Mapping Offset Register 0x0 General Purpose Backup Register 0 ... ... 0xC General Purpose Backup Register 3 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Name SYS_GPBR0 ... SYS_GPBR 3 Access Reset Read-write – ... ... Read-write – 125 ...
Page 126
... General Purpose Backup Register x Register Name:SYS_GPBRx Addresses: 0xFFFFFD50 [0], 0xFFFFFD54 [1], 0xFFFFFD58 [2], 0xFFFFFD5C [3] Access Type: Read-write • GPBR_VALUEx: Value of GPBR x AT91SAM9261 Preliminary 126 GPBR_VALUEx GPBR_VALUEx GPBR_VALUEx GPBR_VALUEx 6062M–ATARM–23-Mar-09 ...
Page 127
... AT91SAM9261 Bus Matrix 19.1 Overview The Bus Matrix implements a multi-layer AHB, based on AHB-Lite protocol, that enables parallel access paths between multiple AHB masters and slaves in a system, thus increasing the overall bandwidth. The Bus Matrix interconnects 5 AHB Masters to 5 AHB Slaves. The Bus Matrix user interface is compliant with the ARM Advanced Peripheral Bus and provides 5 Special Function Registers (MATRIX_SFR) that allow the Bus Matrix to support application-specific features ...
Page 128
... Any request attempted by this fixed default master does not cause any latency, whereas other non-privileged masters still obtain one latency cycle. This technique can be used for masters that perform mainly single accesses. AT91SAM9261 Preliminary 128 6062M–ATARM–23-Mar-09 ...
Page 129
... Slave Configuration Register 4 0x0018 - 0x0020 Reserved 0x0024 MATRIX TCM Configuration Register 0x028 - 0x002C Reserved 0x0030 EBI Chip Select Assignment Register 0x0034 USB Pad Pull-up Control Register 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Name Access MATRIX_MCFG Write only MATRIX_SCFG0 Read-write MATRIX_SCFG1 Read-write MATRIX_SCFG2 Read-write MATRIX_SCFG3 ...
Page 130
... RCBx: Remap Command Bit for AHB Master effect 1: This Command Bit acts on a toggle basis: writing a 1 alternatively cancels and restores the remapping of addressed slaves from master x. AT91SAM9261 Preliminary 130 – – – – – ...
Page 131
... This results in not having the one cycle latency when the fixed master is trying to access the slave again. • FIXED_DEFMSTR: Fixed Index of Default Master This is the index of the Fixed Default Master for this slave. 6062M–ATARM–23-Mar- – – – FIXED_DEFMSTR – – – SLOT_CYCLE AT91SAM9261 Preliminary 26 25 – – DEFMSTR_TYPE 10 9 – – – – 0 131 ...
Page 132
... DTCM_SIZE • ITCM_SIZE: Size of ITCM enabled memory block 0000 0KB (No ITCM Memory) 0101 0110 0111 Others: Reserved • DTCM_SIZE: Size of DTCM enabled memory block 0000 0 KB (No DTCM Memory) 0101 0110 0111 Others: Reserved AT91SAM9261 Preliminary 132 – – – – – ...
Page 133
... EBI D0 - D15 Data Bus bits are internally pulled-up to the VDDIOM power supply EBI D0 - D15 Data Bus bits are not internally pulled-up. 6062M–ATARM–23-Mar- – – – – – – EBI_CS5A EBI_CS4A EBI_CS3A AT91SAM9261 Preliminary – – – – – – – – – 3 ...
Page 134
... Address: 0xFFFFEE34 Access Type:Read-write Reset: 0x0000_0000 31 30 Reserved UDP_PUP_ON 23 22 – – – – – – • UDP_PUP_ON: UDP Pad Pull-up Enable 0: Pad pull-up disabled 1: Pad pull-up enabled AT91SAM9261 Preliminary 134 – – – – – – – – – – ...
Page 135
... Memory Controller. Data transfers are performed through a 16-bit or 32-bit data bus, an address bus bits eight chip select lines (NCS[7:0]) and several control pins that are generally multiplexed between the different external Memory Controllers. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 135 ...
Page 136
... Block Diagram Figure 20-1 Figure 20-1. Organization of the External Bus Interface Bus Matrix AHB Address Decoders AT91SAM9261 Preliminary 136 shows the organization of the External Bus Interface. External Bus Interface SDRAM Controller MUX Logic Static Memory Controller NAND Flash Logic CompactFlash ...
Page 137
... RAS - CAS Row and Column Signal NWR0 - NWR3 Write Signals NBS0 - NBS3 Byte Mask Signals SDA10 SDRAM Address 10 Line 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary EBI SMC EBI for CompactFlash Support EBI for NAND Flash Support SDRAM Controller Type Active Level I/O ...
Page 138
... A[2:25] NCS0 CS NCS1/SDCS CS NCS2 CS NCS3/NANDCS CS NCS4/CFCS0 CS AT91SAM9261 Preliminary 138 details the connections between the two Memory Controllers and the EBI Pins and Memory Controllers I/O Lines Connections EBI Pins SDRAMC I/O Lines NBS1 Not Supported Not Supported SDRAMC_A[9:0] SDRAMC_A10 Not Supported ...
Page 139
... D16 - D31 – DQM0 A0 DQM2 A1 A[0:8] A[2:10] A9 – A10 – – – A[11:12] – – – BA0 – BA1 – – – – – – REG AT91SAM9261 Preliminary 4 x 8-bit 2 x 16-bit Static Static Devices Devices ( (2) (3) WE NUB (2) (4) WE NUB Compact Flash ...
Page 140
... CE connection depends on the NAND Flash. For standard NAND Flash devices, it must be connected to any free PIO line. For “CE don’t care” NAND Flash devices, it can be connected to either NCS3/NANDCS or to any free PIO line. AT91SAM9261 Preliminary 140 Pins of the Interfaced Device ...
Page 141
... The programmer must first program the PIO controller to assign the External Bus Interface pins to their peripheral function. If I/O lines of the External Bus Interface are not used by the applica- tion, they can be used for other purposes by the PIO Controller. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary shows an example of connections between the EBI and external devices SDRAM ...
Page 142
... NCS4 and between 0x6000 0000 and 0x6FFF FFFF for NCS5). All CompactFlash modes (Attribute Memory, Common Memory, I/O and True IDE) are sup- ported but the signals _IOIS16 (I/O and True IDE modes) and _ATA SEL (True IDE mode) are not handled. AT91SAM9261 Preliminary 142 6062M–ATARM–23-Mar-09 ...
Page 143
... Offset 0x0000 0000 The A22 pin of the EBI is used to drive the REG signal of the CompactFlash Device (except in True IDE mode). CompactFlash Mode Selection AT91SAM9261 Preliminary True IDE Alternate Mode Space True IDE Mode Space I/O Mode Space Common Memory Mode Space ...
Page 144
... CFOE and CFWE signals, while the CFIOR and CFIOW are deactivated. 20-4 on page 145 Attribute memory mode, common memory mode and I/O mode are supported by setting the address setup and hold time on the NCS4 (and/or NCS5) chip select to the appropriate values. AT91SAM9261 Preliminary 144 CFCE1 DBW ...
Page 145
... A20 NRD NWR0_NWE CFOE CFWE NRD NWR0_NWE and Table 20-9 on page 146 Table 20-9 on page 146 remain shared between all memory areas when the cor- CompactFlash Signals CS5A = 1 CFCS1 AT91SAM9261 Preliminary CompactFlash Logic CFOE 1 1 CFWE 1 0 CFIOR 1 CFIOW 1 1 CFIOR ...
Page 146
... The CompactFlash _WAIT sig- nal is connected to the NWAIT input of the Static Memory Controller. For details on these waveforms and timings, refer to the Static Memory Controller section. AT91SAM9261 Preliminary 146 Access to CompactFlash Device CompactFlash Signals ...
Page 147
... EBI_CSA Register For details on this register, refer to the Bus Matrix User Inter- face Section. NCS6 and NCS7 become unavailable. Performing an access within the address space reserved to NCS6 and NCS7 (i.e., between 0x70000000 and 0x8FFF FFFF) may lead to an unpredictable outcome. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary EBI D[15:0] A25/CFRNW NCS4/CFCS0 ...
Page 148
... NCS3 address space. The chip enable (CE) signal of the device and the ready/busy (R/B) sig- nals are connected to PIO lines. The CE signal then remains asserted even when NCS3 is not selected, preventing the device from returning to standby mode. AT91SAM9261 Preliminary 148 MUX Logic ...
Page 149
... Figure 20-7. NAND Flash Application Example Note: 6062M–ATARM–23-Mar-09 D[7:0] A[22:21] NCS3/NANDCS EBI NCS6/NANDOE NCS7/NANDWE PIO PIO The External Bus Interface is also able to support 16-bits devices. AT91SAM9261 Preliminary AD[7:0] ALE CLE Not Connected NAND Flash NOE NWE CE R/B 149 ...
Page 150
... Select Assignment Register located in the bus matrix memory space. • Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency. The Data Bus Width programmed to 16 bits. The SDRAM initialization sequence is described in the “SDRAM device initialisation” part of the SDRAM controller. AT91SAM9261 Preliminary 150 ...
Page 151
... C5 100NF C5 100NF CLK VDDQ 43 C6 100NF C6 100NF VDDQ 100NF C7 100NF DQML VDDQ 39 DQMH 28 VSS 17 41 CAS VSS 18 54 RAS VSS 6 VSSQ 12 VSSQ VSSQ VSSQ 256 Mbits TSOP54 PACKAGE AT91SAM9261 Preliminary DQ0 MT48LC16M16A2 MT48LC16M16A2 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 A9 32 ...
Page 152
... PIO controller. • Configure a PIO line as an input to manage the Ready/Busy signal. • Configure Static Memory Controller CS3 Setup, Pulse, Cycle and Mode accordingly to NAND Flash timings, the data bus width and the system bus frequency. AT91SAM9261 Preliminary 152 U1 U1 ...
Page 153
... NANDOE NANDWE (ANY PIO) (ANY PIO) 20.7.4.2 Software Configuration The software configuration is the same as for an 8-bit NAND Flash except the data bus width programmed in the mode register of the Static Memory Controller. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary U1 U1 MT29F2G16AABWP-ET MT29F2G16AABWP-ET 16 CLE 17 ALE ...
Page 154
... The default configuration for the Static Memory Controller, byte select mode, 16-bit data bus, Read/Write controlled by Chip Select, allows boot on 16-bit non-volatile memory at slow clock. For another configuration, configure the Static Memory Controller CS0 Setup, Pulse, Cycle and Mode depending on Flash timings and system bus frequency. AT91SAM9261 Preliminary 154 D[0..15] A[1..22] ...
Page 155
... RDY/BSY 11 12 MN4 MN4 5 1 3V3 VCC VCC R4 R4 10K 10K WAIT GND GND SN74LVC1G125-Q1 SN74LVC1G125-Q1 AT91SAM9261 Preliminary MEMORY & I/O MODE 3V3 J1 J1 CF_D15 31 38 D15 VCC CF_D14 30 D14 CF_D13 29 13 D13 VCC CF_D12 28 D12 CF_D11 27 D11 CF_D10 ...
Page 156
... Configure a PIO line as an output for CFRST and two others as an input for CFIRQ and CARD DETECT functions respectively. • Configure SMC CS4 and/or SMC_CS5 (for Slot Setup, Pulse, Cycle and Mode accordingly to Compact Flash timings and system bus frequency. AT91SAM9261 Preliminary 156 6062M–ATARM–23-Mar-09 ...
Page 157
... INTRQ 11 12 3V3 MN4 MN4 5 1 3V3 VCC VCC R4 R4 10K 10K IORDY 4 2 3V3 3 GND GND SN74LVC1G125-Q1 SN74LVC1G125-Q1 AT91SAM9261 Preliminary TRUE IDE MODE 3V3 J1 J1 CF_D15 D15 VCC CF_D14 100NF 100NF 30 D14 CF_D13 D13 VCC CF_D12 100NF 100NF ...
Page 158
... Configure a PIO line as an output for CFRST and two others as an input for CFIRQ and CARD DETECT functions respectively. • Configure SMC CS4 and/or SMC_CS5 (for Slot Setup, Pulse, Cycle and Mode accordingly to Compact Flash timings and system bus frequency. AT91SAM9261 Preliminary 158 6062M–ATARM–23-Mar-09 ...
Page 159
... NBS1 A1 NWR2 NBS2 NWR3 NBS3 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Related Function Byte-write or byte-select access, see 8-bit or 16-/32-bit data bus, see “Data Bus Width” on page 161 Byte-write or byte-select access see “Byte Write or Byte Select Access” on page 161 8-/16-bit or 32-bit data bus, see “ ...
Page 160
... The programmer must first program the PIO controller to assign the Static Memory Con- troller pins to their peripheral function. If I/O Lines of the SMC are not used by the application, they can be used for other purposes by the PIO Controller. AT91SAM9261 Preliminary 160 128K x 8 ...
Page 161
... Each chip select with a 16-bit or 32-bit data bus can operate with one of two different types of write access: byte write or byte select access. This is controlled by the BAT field of the SMC_MODE register for the corresponding chip select. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary NCS2 NCS1 NCS0 shows how to connect a 512K x 8-bit memory on NCS2 ...
Page 162
... Figure 21-3. Figure 21-4. Figure 21-5. Memory Connection for a 32-bit Data Bus AT91SAM9261 Preliminary 162 Memory Connection for an 8-bit Data Bus D[7:0] A[18:2] A0 SMC A1 NWE NRD NCS[2] Memory Connection for a 16-bit Data Bus D[15:0] A[19:2] A1 NBS0 SMC NBS1 NWE NRD NCS[2] ...
Page 163
... Byte Select Access is used to connect two 16-bit devices. Figure 21-7 mode, on NCS3 (BAT = Byte Select Access). 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Figure 21-6. shows how to connect two 16-bit devices on a 32-bit data bus in Byte Select Access 163 ...
Page 164
... For 32-bit devices, bits A0 and A1 are unused. For 16-bit devices, bit A0 of address is unused. When Byte Select Option is selected, NWR1 to NWR3 are unused. When Byte Write option is selected, NBS0 to NBS3 are unused. AT91SAM9261 Preliminary 164 Connection 8-bit Devices on a 16-bit Bus: Byte Write Option ...
Page 165
... Device Type 1x32-bit Byte Access Type (BAT) Byte Select NBS0_A0 NBS0 NWE_NWR0 NWE NBS1_NWR1 NBS1 NBS2_NWR2_A1 NBS2 NBS3_NWR3 NBS3 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary D[15:0] D[31:16] A[25:2] NWE NBS0 NBS1 NBS2 SMC NBS3 NRD NCS[3] 32-bit Bus 2x16-bit 4 x 8-bit Byte Select ...
Page 166
... NRD_SETUP: the NRD setup time is defined as the setup of address before the NRD falling edge; 2. NRD_PULSE: the NRD pulse length is the time between NRD falling edge and NRD rising edge; 3. NRD_HOLD: the NRD hold time is defined as the hold time of address after the NRD rising edge. AT91SAM9261 Preliminary 166 Figure 21-8. MCK A[25:2] ...
Page 167
... NCS_RD_HOLD = NRD_CYCLE - NCS_RD_SETUP - NCS_RD_PULSE 21.8.1.4 Null Delay Setup and Hold If null setup and hold parameters are programmed for NRD and/or NCS, NRD and NCS remain active continuously in case of consecutive read cycles in the same memory (see 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Figure 21-9). 167 ...
Page 168
... NRD. In this case, the READ_MODE must be set to 1 (read is controlled by NRD), to indicate that data is available with the rising edge of NRD. The SMC samples the read data internally on the rising edge of Master Clock that generates the rising edge of NRD, whatever the pro- grammed waveform of NCS may be. AT91SAM9261 Preliminary 168 MCK A[25:2] ...
Page 169
... Figure 21-11. READ_MODE = 0: Data is sampled by SMC before the rising edge of NCS NBS0,NBS1, NBS2,NBS3, A0, A1 6062M–ATARM–23-Mar-09 MCK A[25:2] NRD NCS D[31:0] shows the typical read cycle of an LCD module. The read data is valid t MCK A[25:2] NRD NCS D[31:0] AT91SAM9261 Preliminary t PACC Data Sampling t PACC Data Sampling after PACC 169 ...
Page 170
... NCS_WR_PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge; 3. NCS_WR_HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge. Figure 21-12. Write Cycle NBS0, NBS1, NBS2, NBS3, A0, A1 AT91SAM9261 Preliminary 170 MCK [25:2] A NWE NCS NWE_SETUP ...
Page 171
... Programming null pulse is not permitted. Pulse must be at least set null value leads to unpredictable behavior. 6062M–ATARM–23-Mar-09 MCK [25:2] A NBS0, NBS1, NBS2, NBS3, A0, A1 NWE, NCS D[31:0] NWE_PULSE NCS_WR_PULSE NWE_CYCLE AT91SAM9261 Preliminary Figure NWE_PULSE NWE_PULSE NCS_WR_PULSE NCS_WR_PULSE NWE_CYCLE NWE_CYCLE 21-13). How- 171 ...
Page 172
... NCS signal. The internal data buffers are turned out after the NCS_WR_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NWE. AT91SAM9261 Preliminary 172 shows the waveforms of a write operation with WRITE_MODE set to 1. The data is ...
Page 173
... NCS D[31:0] shows how the timing parameters are coded and their permitted range. Effective Value 128 x setup[5] + setup[4:0] 256 x pulse[6] + pulse[5:0] 256 x cycle[8:7] + cycle[6:0] AT91SAM9261 Preliminary Permitted Range Coded Value 0 ≤ ≤ ≤ ≤ ≤ ≤ 127 Effective Value 0 ≤ ≤ 128+31 0 ≤ ...
Page 174
... During chip select wait state, all control lines are turned inactive: NBS0 to NBS3, NWR0 to NWR3, NCS[0..7], NRD lines are all set to 1. Figure 21-16 Select 2. AT91SAM9261 Preliminary 174 gives the default value of timing parameters at reset. Reset Values of Timing Parameters Reset Value ...
Page 175
... If the external write control signal is not inactivated as expected due to load capacitances, an Early Read Wait State is inserted and address, data and control signals are maintained one more cycle. See 6062M–ATARM–23-Mar-09 NRD_CYCLE Read to Write Wait State (Figure 21-17). Figure AT91SAM9261 Preliminary NWE_CYCLE Chip Select Wait State 21-19. (Figure 175 ...
Page 176
... Figure 21-18. Early Read Wait State: NCS Controlled Write with No Hold Followed by a Read with No NCS Setup MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0,A1 NCS NRD D[31:0] AT91SAM9261 Preliminary 176 no hold write cycle Early Read wait state no hold write cycle Early Read ...
Page 177
... Cycle, Mode) if accesses are performed on this CS during the modification. Any change of the Chip Select parameters, while fetching the code from a memory connected on this CS, may lead 6062M–ATARM–23-Mar-09 MCK no hold NRD write cycle Early Read (WRITE_MODE = 1) wait state AT91SAM9261 Preliminary read setup = 1 read cycle (READ_MODE = 0 or READ_MODE = 1) 177 ...
Page 178
... SMC accesses. This wait cycle is referred read to write wait state in this document. This wait cycle is applied in addition to chip select and reload user configuration wait states when they are to be inserted. See AT91SAM9261 Preliminary 178 “Slow Clock Mode” on page Figure 21-16 on page 175 ...
Page 179
... Figure 21-20 assuming a data float period of 2 cycles (TDF_CYCLES = 2). ation when controlled by NCS (READ_MODE = 0) and the TDF_CYCLES parameter equals 3. 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary ) for each external memory device is programmed in the DF will not slow down the execution of a program from internal ...
Page 180
... Figure 21-20. TDF Period in NRD Controlled Read Access (TDF = 2) Figure 21-21. TDF Period in NCS Controlled Read Operation (TDF = 3) AT91SAM9261 Preliminary 180 MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0, A1 NRD NCS tpacc D[31:0] NRD controlled read operation MCK A[25:2] NBS0, NBS1, NBS2, NBS3, ...
Page 181
... TDF optimization. 6062M–ATARM–23-Mar-09 shows a read access controlled by NRD, followed by a write access controlled by NRD_HOLD= 4 TDF_CYCLES = 6 Read to Write Wait State 21-23, Figure 21-24 and Figure 21-25 AT91SAM9261 Preliminary NWE_SETUP= 3 write access on NCS0 (NWE controlled) illustrate the cases: 181 ...
Page 182
... NBS0, NBS1, NBS2, NBS3, A0, A1 read1 controlling signal (NRD) write2 controlling signal (NWE) D[31:0] read1 cycle TDF_CYCLES = 4 AT91SAM9261 Preliminary 182 read1 hold = 1 TDF_CYCLES = 6 5 TDF WAIT STATES Chip Select Wait State read1 hold = 1 TDF_CYCLES = 4 2 TDF WAIT STATES Read to Write Chip Select ...
Page 183
... The assertion of the NWAIT signal outside the expected period has no impact on SMC behavior. 6062M–ATARM–23-Mar-09 read1 hold = 1 TDF_CYCLES = 5 read1 cycle Read to Write Wait State AT91SAM9261 Preliminary write2 setup = 1 4 TDF WAIT STATES write2 cycle TDF_MODE = 0 (optimization disabled) 192 Slow Clock Mode (“Slow Clock Mode” on ...
Page 184
... The assertion of the NWAIT signal outside the expected period is ignored as illustrated in 21-27. Figure 21-26. Write Access with NWAIT Assertion in Frozen Mode (EXNW_MODE = 10) MCK [25:2] A NBS0, NBS1, NBS2, NBS3, A0,A1 4 NWE 6 5 NCS D[31:0] NWAIT internally synchronized NWAIT signal AT91SAM9261 Preliminary 184 FROZEN STATE Write cycle EXNW_MODE = 10 (Frozen) WRITE_MODE = 1 (NWE_controlled) NWE_PULSE = 5 NCS_WR_PULSE = 7 1 ...
Page 185
... Figure 21-27. Read Access with NWAIT Assertion in Frozen Mode (EXNW_MODE = 10) MCK [25:2] A NBS0, NBS1, NBS2, NBS3, A0,A1 4 NCS 1 NRD NWAIT internally synchronized NWAIT signal 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary FROZEN STATE Read cycle EXNW_MODE = 10 (Frozen) READ_MODE = 0 (NCS_controlled) NRD_PULSE = 2, NRD_HOLD = 6 NCS_RD_PULSE =5, NCS_RD_HOLD =3 ...
Page 186
... Figure 21-28. NWAIT Assertion in Write Access: Ready Mode (EXNW_MODE = 11) MCK [25:2] A NBS0, NBS1, NBS2, NBS3, A0,A1 4 NWE 6 5 NCS D[31:0] NWAIT internally synchronized NWAIT signal 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Write cycle EXNW_MODE = 11 (Ready mode) WRITE_MODE = 1 (NWE_controlled) NWE_PULSE = 5 NCS_WR_PULSE = 7 Figure 21-28 and Figure 21-29 ...
Page 187
... Figure 21-29. NWAIT Assertion in Read Access: Ready Mode (EXNW_MODE = 11) MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0,A1 6 NCS NRD NWAIT internally synchronized NWAIT signal 6062M–ATARM–23-Mar- Read cycle EXNW_MODE = 11(Ready mode) READ_MODE = 0 (NCS_controlled) Assertion is ignored NRD_PULSE = 7 NCS_RD_PULSE =7 AT91SAM9261 Preliminary Wait STATE Assertion is ignored 187 ...
Page 188
... NWAIT latency + 2 resynchronization cycles + 1 cycle Figure 21-30. NWAIT Latency MCK [25:2] A NBS0, NBS1, NBS2, NBS3, A0,A1 NRD NWAIT intenally synchronized NWAIT signal 6062M–ATARM–23-Mar- minimal pulse length NWAIT latency 2 cycle resynchronization Read cycle EXNW_MODE = READ_MODE = 1 (NRD_controlled) NRD_PULSE = 5 AT91SAM9261 Preliminary WAIT STATE Fig- 188 ...
Page 189
... They are valid on all Table 21-6 indicates the value of read and write parameters in slow clock mode Read and Write Timing Parameters in Slow Clock Mode Duration (cycles AT91SAM9261 Preliminary MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0,A1 NRD 1 1 NCS NRD_CYCLE = 2 SLOW CLOCK MODE READ ...
Page 190
... This write cycle finishes with the slow clock mode set of parameters after the clock rate transition 6062M–ATARM–23-Mar-09 illustrates the recommended procedure to properly switch from one mode to the NWE_CYCLE = 3 SLOW CLOCK MODE WRITE AT91SAM9261 Preliminary NWE_CYCLE = 7 NORMAL MODE WRITE Slow clock mode transition is detected: Reload Configuration Wait State ...
Page 191
... Figure 21-33. Recommended Procedure to Switch from Slow Clock Mode to Normal Mode or from Normal Mode to Slow Clock Mode Slow Clock Mode internal signal from PMC MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0,A1 NWE 1 NCS SLOW CLOCK MODE WRITE 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary 1 1 IDLE STATE NORMAL MODE WRITE Reload Configuration Wait State 191 ...
Page 192
... A denotes the address bus of the memory device 2. For 16-bit devices, the bit 0 of address is ignored. For 32-bit devices, bits [1:0] are ignored. shows the NRD and NCS timings in page mode access. tpa NRD_PULSE NCS_RD_PULSE AT91SAM9261 Preliminary Table 21-7. ) takes longer than the subse- pa Figure 21-34 ...
Page 193
... AT91SAM9261 Preliminary Programming of Read Timings in Page Mode Value Definition ‘ ...
Page 194
... Figure 21-35. Access to Non-sequential Data within the Same Page MCK A[25:3] A[2], A1, A0 NRD NCS D[7:0] 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Page address A1 D1 NRD_PULSE NCS_RD_PULSE NRD_PULSE 194 ...
Page 195
... CS_number + 0x08 SMC Cycle Register 0x10 x CS_number + 0x0C SMC Mode Register 0xEC-0xFC Reserved 6062M–ATARM–23-Mar-09 AT91SAM9261 Preliminary Table 21-9. For each chip select, a set of 4 registers is used to pro- Table 21-9, “CS_number” denotes the chip select number. Name Access ...
Page 196
... NRD setup length = (128* NRD_SETUP[5] + NRD_SETUP[4:0]) clock cycles • NCS_RD_SETUP: NCS Setup Length in READ Access In read access, the NCS signal setup length is defined as: NCS setup length = (128* NCS_RD_SETUP[5] + NCS_RD_SETUP[4:0]) clock cycles 6062M–ATARM–23-Mar- NCS_RD_SETUP NCS_WR_SETUP AT91SAM9261 Preliminary NRD_SETUP NWE_SETUP 196 ...
Page 197
... NCS pulse length = (256* NCS_RD_PULSE[6] + NCS_RD_PULSE[5:0]) clock cycles The NCS pulse length must be at least 1 clock cycle. In page mode read access, the NCS_RD_PULSE parameter defines the duration of the first access to one page. 6062M–ATARM–23-Mar- NCS_RD_PULSE NRD_PULSE NCS_WR_PULSE NWE_PULSE AT91SAM9261 Preliminary 197 ...
Page 198
... The total read cycle length is the total duration in clock cycles of the read cycle equal to the sum of the setup, pulse and hold steps of the NRD and NCS signals defined as: Read cycle length = (NRD_CYCLE[8:7]*256 + NRD_CYCLE[6:0]) clock cycles 6062M–ATARM–23-Mar- – – – NRD_CYCLE – – – NWE_CYCLE AT91SAM9261 Preliminary 26 25 – – – – NRD_CYCLE 16 8 NWE_CYCLE 0 198 ...
Page 199
... PS – – TDF_MODE DBW – EXNW_MODE – NWAIT Mode 0 Disabled 1 Reserved 0 Frozen Mode 1 Ready Mode AT91SAM9261 Preliminary 26 25 – – TDF_CYCLES 10 9 – – – WRITE_MODE 24 PMEN 16 8 BAT 0 READ_MODE 199 ...
Page 200
... Standard read is applied. • PS: Page Size If page mode is enabled, this field indicates the size of the page in bytes 6062M–ATARM–23-Mar-09 Data Bus Width 0 8-bit bus 1 16-bit bus 0 32-bit bus 1 Reserved Page Size 0 4-byte page 1 8-byte page 0 16-byte page 1 32-byte page AT91SAM9261 Preliminary 200 ...