CY8C26443-24PI Cypress Semiconductor Corp, CY8C26443-24PI Datasheet - Page 75

• Manufacturer Part Number: CY8C26443-24PI
• Description: IC MCU 16K FLASH 256B 28-DIP
• Manufacturer: Cypress Semiconductor Corp
• Series: PSOC™ CY8C26xxxr

Specifications of CY8C26443-24PI

• Core Processor: M8C
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: SPI, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.25 V
• Data Converters: A/D 1x8b, 1x11b, 1x12b; D/A 1x9b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-DIP (0.300", 7.62mm)
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Applications: CapSense
• Technology: CMOS
• Processing Unit: Microcontroller
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.25V
• Package Type: PDIP
• Screening Level: Industrial
• Pin Count: 28
• Mounting: Through Hole
• Rad Hardened: No
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Not Compliant, Contains lead / RoHS non-compliant
• Other names: 428-1428; 428-1428-5; 428-1428

10.7
Table 64:
Analog Clock Select Register (CLK_CR1, Address = Bank 1, 61h)
There are a total of twelve analog PSoC blocks imple-
mented for each of the following types; Analog Continu-
ous Time Type A (ACAxx), Analog Switch Cap Type A
(ASAxx), and Analog Switch Cap Type B (ASBxx).
These blocks are arranged in an array of three rows by
four columns. Each column has one of each type of
PSoC block, and the individual PSoC blocks are identi-
fied by the row and column in which they reside.
September 5, 2002
Bit 7 : Reserved
Bit 6 : SHDIS During normal operation of an SC block for the amplifier of a column enabled to drive the output bus,
the connection is only made for the last half of PHI2 (during PHI1 and for the first half of PHI2, the output bus floats
at the last voltage to which it was driven). This forms a sample and hold operation using the output bus and its asso-
ciated capacitance. This design prevents the output bus from being perturbed by the intermediate states of the SC
operation (often a reset state for PHI1 and settling to the valid state during PHI2)
Following are the exceptions: 1) If the ClockPhase bit in CR0 (for the SC block in question) is set to 1, then the out-
put is enabled for the whole of PHI2. 2) If the SHDIS signal is set in bit 6 of the Analog Clock Select Register, then
sample and hold operation is disabled for all columns and all enabled outputs of SC blocks are connected to their
respective output busses for the entire period of their respective PHI2s
0 = Sample and hold function enabled
1 = Sample and hold function disabled
Bit [5:3] : ACLK1 [2:0]
0 0 0 = Digital Basic Type A Block 00
0 0 1 = Digital Basic Type A Block 01
0 1 0 = Digital Basic Type A Block 02
0 1 1 = Digital Basic Type A Block 03
1 0 0 = Digital Communications Type A Block 04
1 0 1 = Digital Communications Type A Block 05
1 1 0 = Digital Communications Type A Block 06
1 1 1 = Digital Communications Type A Block 07
Bit [2:0] : ACLK0 [2:0] Same configurations as ACLK1 [2:0]
0 0 0 = Digital Basic Type A Block 00
0 0 1 = Digital Basic Type A Block 01
0 1 0 = Digital Basic Type A Block 02
0 1 1 = Digital Basic Type A Block 03
1 0 0 = Digital Communications Type A Block 04
1 0 1 = Digital Communications Type A Block 05
1 1 0 = Digital Communications Type A Block 06
1 1 1 = Digital Communications Type A Block 07
Bit Name
Read/
Write
Bit #
POR
Analog Clock Select Register
Analog Clock Select Register
Reserved
RW
7
0
SHDIS
RW
6
0
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
ACLK1 [2]
RW
5
0
ACLK1 [1]
RW
4
0
There are two primary types of analog PSoC blocks.
Both types contain one op-amp but their principles of
operation are quite different. Continuous-time PSoC
blocks employ three configuration registers and use
resistors to condition amplifier response. Switched
capacitor blocks have one comparator and four configu-
ration registers and operate as discrete-time sampling
operators. In both types, the configuration registers are
ACLK1 [0]
RW
3
0
ACLK0 [2]
RW
2
0
ACLK0 [1]
RW
1
0
Analog PSoC Blocks
ACLK0 [0]
RW
0
0
75