ADM1069ASTZ Analog Devices Inc, ADM1069ASTZ Datasheet

IC SUPERVISOR/SEQUENCER 32-LQFP

ADM1069ASTZ

Manufacturer Part Number
ADM1069ASTZ
Description
IC SUPERVISOR/SEQUENCER 32-LQFP
Manufacturer
Analog Devices Inc
Type
Sequencerr
Datasheet

Specifications of ADM1069ASTZ

Number Of Voltages Monitored
8
Output
Programmable
Voltage - Threshold
8 Selectable Threshold Combinations
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
For Use With
EVAL-ADM1069LQEBZ - BOARD EVALUATION FOR ADM1069LQ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Reset
-
Reset Timeout
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM1069ASTZ
Manufacturer:
AKM
Quantity:
940
Part Number:
ADM1069ASTZ
Manufacturer:
AD
Quantity:
885
Part Number:
ADM1069ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADM1069ASTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADM1069ASTZ
Quantity:
2 500
Part Number:
ADM1069ASTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADM1069ASTZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADM1069ASTZ-REEL7
Manufacturer:
Analog Devices Inc
Quantity:
10 000
FEATURES
Complete supervisory and sequencing solution for up to
8 supply fault detectors enable supervision of supplies to
4 selectable input attenuators allow supervision of supplies to
4 dual-function inputs, VX1 to VX4 (VXx)
8 programmable driver outputs, PDO1 to PDO8 (PDOx)
Sequencing engine (SE) implements state machine control of
Complete voltage margining solution for 4 voltage rails
4 voltage output 8-bit DACs (0.300 V to 1.551 V) allow voltage
12-bit ADC for readback of all supervised voltages
Reference input (REFIN) has 2 input options
Device powered by the highest of VPx, VH for improved
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPx = 1.2 V
Available in 32-lead, 7 mm × 7 mm LQFP and 40-lead,
For more information about the ADM1069 register map,
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
8 supplies
PDO outputs
adjustment via dc-to-dc converter trim/feedback node
redundancy
refer to the AN-721 Application Note at
<0.5% accuracy at all voltages at 25°C
<1.0% accuracy across all voltages and temperatures
14.4 V on VH
6 V on VP1 to VP3 (VPx)
High impedance input to supply fault detector with
General-purpose logic input
Open-collector with external pull-up
Push/pull output, driven to VDDCAP or VPx
Open-collector with weak pull-up to VDDCAP or VPx
Internally charge-pumped high drive for use with external
Driven directly from 2.048 V (±0.25%) REFOUT pin
More accurate external reference for improved ADC
6 mm × 6 mm LFCSP packages
thresholds between 0.573 V and 1.375 V
N-FET (PDO1 to PDO6 only)
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
performance
www.analog.com
Super Sequencer with Margining Control
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
AGND
APPLICATIONS
Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies
GENERAL DESCRIPTION
The ADM1069 Super Sequencer® is a configurable supervisory/
sequencing device that offers a single-chip solution for supply
monitoring and sequencing in multiple supply systems. In addition
to these functions, the ADM1069 integrates a 12-bit ADC and
four 8-bit voltage output DACs. These circuits can be used to
implement a closed-loop margining system that enables supply
adjustment by altering either the feedback node or reference of
a dc-to-dc converter using the DAC outputs.
VX1
VX2
VX3
VX4
VP1
VP2
VP3
VH
DAC1
ADM1069
V
DAC
OUT
CLOSED-LOOP
MARGINING SYSTEM
PROGRAMMABLE
FUNCTIONAL BLOCK DIAGRAM
(LOGIC INPUTS
GENERATORS
FUNCTION
DAC2
V
DAC
INPUTS
RESET
(SFDs)
OUT
DUAL-
SFDs)
OR
©2005–2008 Analog Devices, Inc. All rights reserved.
DAC3
V
DAC
OUT
REFIN
SAR ADC
12-BIT
DAC4
V
DAC
OUT
REFOUT REFGND
SEQUENCING
Figure 1.
ENGINE
VREF
VCCP
(HV CAPABLE OF
LOGIC SIGNALS)
CONFIGURABLE
CONFIGURABLE
SDA SCL A1
DRIVING GATES
(LV CAPABLE
OF DRIVING
OF N-FET)
ADM1069
DRIVERS
DRIVERS
ARBITRATOR
OUTPUT
OUTPUT
INTERFACE
GND
SMBus
VDD
www.analog.com
EEPROM
A0
PDO1
PDO2
PDO3
PDO4
PDO5
PDO6
PDO7
PDO8
PDOGND
VDDCAP

Related parts for ADM1069ASTZ

ADM1069ASTZ Summary of contents

Page 1

FEATURES Complete supervisory and sequencing solution for supplies 8 supply fault detectors enable supervision of supplies to <0.5% accuracy at all voltages at 25°C <1.0% accuracy across all voltages and temperatures 4 selectable input attenuators allow supervision ...

Page 2

ADM1069 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Detailed Block Diagram .................................................................. 3 Specifications ..................................................................................... 4 Absolute Maximum Ratings ............................................................ 7 Thermal Resistance ...................................................................... 7 ...

Page 3

Supply margining can be performed with a minimum of external components. The margining loop can be used for in-circuit testing of a board during production (for example, to verify board functionality at −5% of nominal supplies can be ...

Page 4

ADM1069 SPECIFICATIONS VPx = 3 6 Table 1. Parameter POWER SUPPLY ARBITRATION VH, VPx VPx VH VDDCAP C VDDCAP POWER SUPPLY Supply Current VPx ...

Page 5

Parameter ANALOG-TO-DIGITAL CONVERTER Signal Range Input Reference Voltage on REFIN Pin, V Resolution INL Gain Error Conversion Time Offset Error Input Noise BUFFERED VOLTAGE OUTPUT DACs Resolution Code 0x80 Output Voltage Range 1 Range 2 Range 3 Range 4 Output ...

Page 6

ADM1069 Parameter Standard (Digital Output) Mode (PDO1 to PDO8 SINK R PULL- (VPx) SOURCE Three-State Output Leakage Current Oscillator Frequency DIGITAL INPUTS (VXx, A0, A1) Input High Voltage, V ...

Page 7

ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Voltage on VH Pin Voltage on VPx Pins Voltage on VXx Pins Voltage on A0, A1 Pins Voltage on REFIN, REFOUT Pins Voltage on VDDCAP, VCCP Pins Voltage on DACx Pins Voltage on PDOx ...

Page 8

ADM1069 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS 32 1 VX1 PIN 1 VX2 INDICATOR VX3 ADM1069 VX4 TOP VIEW VP1 (Not to Scale) VP2 VP3 Figure 3. LQFP Pin Configuration Table 4. Pin Function Descriptions Pin No. LQFP ...

Page 9

Pin No. 1 LQFP LFCSP Mnemonic 31 39 VDDCAP GND 1 The LFCSP has an exposed pad on the bottom. This pad connect (NC). If possible, this pad should be soldered to the board ...

Page 10

ADM1069 TYPICAL PERFORMANCE CHARACTERISTICS (V) VP1 Figure 5. V vs. V VDDCAP (V) VH Figure ...

Page 11

I (µA) LOAD Figure 11. Charge-Pumped V (FET Drive Mode) vs. I PDO1 5.0 4.5 4.0 3.5 3.0 2.5 VP1 = 3V 2.0 1.5 1.0 0.5 0 ...

Page 12

ADM1069 1 CH1 200mV M1.00µs CH1 756mV Figure 17. Transient Response of DAC Code Change into Typical Load 1 CH1 200mV M1.00µs CH1 Figure 18. Transient Response of DAC to Turn-On from High-Z State DAC 20kΩ BUFFER PROBE OUTPUT POINT ...

Page 13

POWERING THE ADM1069 The ADM1069 is powered from the highest voltage input on either the positive-only supply inputs (VPx) or the high voltage supply input (VH). This technique offers improved redundancy because the device is not dependent on any particular ...

Page 14

ADM1069 INPUTS SUPPLY SUPERVISION The ADM1069 has eight programmable inputs. Four of these are dedicated supply fault detectors (SFDs). These dedicated inputs are called VH and VPx (VP1 to VP3) by default. The other four inputs are labeled VXx (VX1 ...

Page 15

The hysteresis value is given × N /255 HYST R THRESH where the desired hysteresis voltage. HYST N is the decimal value of the 5-bit hysteresis code. THRESH Note that N has a maximum ...

Page 16

ADM1069 OUTPUTS SUPPLY SEQUENCING THROUGH CONFIGURABLE OUTPUT DRIVERS Supply sequencing is achieved with the ADM1069 using the programmable driver outputs (PDOs) on the device as control signals for supplies. The output drivers can be used as logic enables or as ...

Page 17

SEQUENCING ENGINE OVERVIEW The ADM1069 sequencing engine (SE) provides the user with powerful and flexible control of sequencing. The SE implements a state machine control of the PDO outputs, with state changes conditional on input events. SE programs can enable ...

Page 18

ADM1069 SEQUENCING ENGINE APPLICATION EXAMPLE The application in this section demonstrates the operation of the SE. Figure 28 shows how the simple building block of a single SE state can be used to build a power-up sequence for a three-supply ...

Page 19

Monitoring Fault Detector The monitoring fault detector block is used to detect a failure on an input. The logical function implementing this is a wide OR gate that can detect when an input deviates from its expected condition. The clearest ...

Page 20

ADM1069 VOLTAGE READBACK The ADM1069 has an on-board, 12-bit, accurate ADC for voltage readback over the SMBus. The ADC has an 8-channel analog mux on the front end. The eight channels consist of the eight SFD inputs (VH, VPx, and ...

Page 21

SUPPLY MARGINING OVERVIEW It is often necessary for the system designer to adjust supplies, either to optimize their level or force them away from nominal values to characterize the system performance under these conditions. This is a function typically performed ...

Page 22

ADM1069 VIN DC-TO-DC CONVERTER OUTPUT FEEDBACK WRITING TO THE DACS Four DAC ranges are offered. They can be placed with midcode (Code 0x7F) at 0.6 V, 0.8 V, 1.0 V, and 1.25 V. These voltages are placed to correspond to ...

Page 23

APPLICATIONS DIAGRAM 12V OUT 3V OUT 3.3V OUT 1.25V OUT 1.2V OUT 0.9V OUT POWRON *ONLY ONE MARGINING CIRCUIT SHOWN FOR CLARITY. DAC1 TO DAC4 ALLOW MARGINING FOR UP TO FOUR VOLTAGE RAILS. ADM1069 ...

Page 24

ADM1069 COMMUNICATING WITH THE ADM1069 CONFIGURATION DOWNLOAD AT POWER-UP The configuration of the ADM1069 (undervoltage/overvoltage thresholds, glitch filter timeouts, PDO configurations, and so on) is dictated by the contents of the RAM. The RAM comprises digital latches that are local ...

Page 25

POWER-UP (V > 2.5V) CC EEPROM UPDATING THE SEQUENCING ENGINE Sequencing engine (SE) functions are not updated in the same way as regular configuration latches. The SE has its own dedicated 512-byte EEPROM for storing state definitions, providing 63 individual ...

Page 26

ADM1069 The device also has several identification registers (read-only) that can be read across the SMBus. Table 12 lists these registers with their values and functions. Table 12. Identification Register Values and Functions Name Address Value Function MANID 0xF4 0x41 ...

Page 27

SCL SDA START BY MASTER FRAME 1 SLAVE ADDRESS 1 SCL (CONTINUED) SDA (CONTINUED) FRAME 3 DATA BYTE Figure 37. General SMBus Read Timing Diagram t ...

Page 28

ADM1069 SMBus PROTOCOLS FOR RAM AND EEPROM The ADM1069 contains volatile registers (RAM) and nonvola- tile registers (EEPROM). User RAM occupies Address 0x00 to Address 0xDF; the EEPROM occupies Address 0xF800 to Address 0xFBFF. Data can be written to and ...

Page 29

Write Byte/Word In a write byte/word operation, the master device sends a command byte and one or two data bytes to the slave device, as follows: 1. The master device asserts a start condition on SDA. 2. The master sends ...

Page 30

ADM1069 READ OPERATIONS The ADM1069 uses the following SMBus read protocols. Receive Byte In a receive byte operation, the master device receives a single byte from a slave device, as follows: 1. The master device asserts a start condition on ...

Page 31

... ADM1069AST-REEL −40°C to +85°C ADM1069AST-REEL7 −40°C to +85°C 1 ADM1069ASTZ −40°C to +85°C 1 ADM1069ASTZ-REEL −40°C to +85°C 1 ADM1069ASTZ-REEL7 −40°C to +85°C 1 ADM1069ACPZ −40°C to +85°C 1 ADM1069ACPZ-REEL −40°C to +85°C ADM1069ACPZ-REEL7 1 −40°C to +85°C 1 ...

Page 32

ADM1069 NOTES ©2005–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04735-0-8/08(B) Rev Page ...

Related keywords