CAT1162WI-42-GT3 ON Semiconductor, CAT1162WI-42-GT3 Datasheet - Page 5

• Manufacturer Part Number: CAT1162WI-42-GT3
• Description: IC SUPERVSR CPU 16K EEPROM 8SOIC
• Manufacturer: ON Semiconductor
• Type: Simple Reset/Power-On Resetr

Specifications of CAT1162WI-42-GT3

• Number Of Voltages Monitored: 1
• Output: Open Drain or Open Collector
• Reset: Active High/Active Low
• Reset Timeout: 130 ms Minimum
• Voltage - Threshold: 4.25V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PIN DESCRIPTION
WP: WRITE PROTECT
If the pin is tied to V
becomes Write Protected (READ only). When the pin
is tied to GND or left floating normal read/write
operations are allowed to the device.
RESET/RESET
These are open drain pins and can be used as reset
trigger inputs. By forcing a reset condition on the pins
the device will initiate and maintain a reset condition.
The RESET pin must be connected through a pull-
down resistor, and the RESET
through a pull-up resistor.
SDA: SERIAL DATA ADDRESS
The bidirectional serial data/address pin is used to
transfer all data into and out of the device. The SDA
pin is an open drain output and can be wire-ORed
with other open drain or open collector outputs.
If there is no transition on the SDA for more than 1.6
seconds, the watchdog timer times out.
SCL: SERIAL CLOCK
Serial clock input.
DEVICE OPERATION
Reset Controller Description
The CAT1161/2 precision RESET controller ensures
correct system operation during brownout and power
up/down conditions. It is configured with open drain
Figure 1. RESET Output Timing
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
RESE T
¯¯¯¯¯¯
RESE T
V
CC
V
RVALID
V
: RESET I/O
TH
¯¯¯¯¯¯ pin must be connected
CC
the entire memory array
t
PURST
t
GLITCH
5
t
RPD
RESET outputs. During power-up, the RESET outputs
remain active until V
will continue driving the outputs for approximately
200ms (t
timeout interval, the device will cease to drive the
reset outputs. At this point the reset outputs will be
pulled up or down by their respective pull up/down
resistors. During power-down, the RESET outputs will
be active when V
outputs will be valid so long as V
The RESET pins are I/Os; therefore, the CAT1161/2
can act as a signal conditioning circuit for an
externally applied manual reset. The inputs are edge
triggered; that is, the RESET input in the CAT1161/2
will initiate a reset timeout after detecting a low to high
transition and the RESET
timeout after detecting a high to low transition.
Watchdog Timer
The Watchdog Timer provides an independent
protection for microcontrollers. During a system
failure, the CAT1161 will respond with a reset signal
after a time-out interval of 1.6 seconds for a lack of
activity. The CAT1161 is designed with the Watchdog
Timer feature on the SDA input. If the microcontroller
does not toggle the SDA input pin within 1.6 seconds,
the Watchdog Timer times out. This will generate a
reset condition on reset outputs. The Watchdog Timer
is cleared by any transition on SDA.
As long as the reset signal is asserted, the Watchdog
Timer will not count and will stay cleared.
The CAT1162 does not have a Watchdog.
PURST
) after reaching V
t
PURST
CC
¯¯¯¯¯¯ input will initiate a reset
CC
falls below V
reaches the V
CAT1161, CAT1162
CC
TH
t
is >1.0V (V
RPD
. After the t
TH
TH
Doc. No. MD-3002 Rev. I
. The RESET
threshold and
RVALID
¯¯¯¯¯¯
PURST
).