20-101-1202 Rabbit Semiconductor, 20-101-1202 Datasheet - Page 99

RCM4400W (FCC CERTIFIED)

20-101-1202

Manufacturer Part Number
20-101-1202
Description
RCM4400W (FCC CERTIFIED)
Manufacturer
Rabbit Semiconductor
Type
Wi-Fi / 802.11.br
Datasheet

Specifications of 20-101-1202

Frequency
2.4GHz
Wireless Frequency
58.98 MHz
Supported Devices
RAM4400W
Tool / Board Applications
Wireless Connectivity-ZigBee, RF, Infrared, USB
Development Tool Type
Hardware / Software - Dev Kit (Dev Tool)
Rohs Compliant
Yes
For Use With/related Products
RCM4400W
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
316-1143
Table A-6 lists the delays in gross memory access time for several values of VDD
The measurements are taken at the 50% points under the following conditions.
• T = -20°C to 85°C, V = VDD
• Internal clock to nonloaded CLK pin delay ≤ 1 ns @ 85°C/3.0 V
The clock to address output delays are similar, and apply to the following delays.
• T
• T
• T
• T
• T
• T
The data setup time delays are similar for both T
When the spectrum spreader is enabled with the clock doubler, every other clock cycle is
shortened (sometimes lengthened) by a maximum amount given in the table above. The
shortening takes place by shortening the high part of the clock. If the doubler is not
enabled, then every clock is shortened during the low part of the clock period. The maxi-
mum shortening for a pair of clocks combined is shown in the table.
Rabbit’s Technical Note TN227, Interfacing External I/O with Rabbit Microprocessor
Designs
ing I/O devices to the Rabbit 4000 microprocessors.
OEM User’s Manual
VDD
(V)
3.3
1.8
adr
CSx
IOCSx
IORD
IOWR
BUFEN
, the clock to address delay
IO
, the clock to memory chip select delay
, which is included with the online documentation
, the clock to I/O read strobe delay
, the clock to I/O write strobe delay
, the clock to I/O chip select delay
, the clock to I/O buffer enable delay
30 pF 60 pF 90 pF
Clock to Address
18
6
Output Delay
Table A-6. Preliminary Data and Clock Delays
(ns)
24
8
11
33
IO
Data Setup
Time Delay
±10%
(ns)
1
3
0.5 ns setting
setup
no dbl / dbl
2.3 / 2.3
7 / 6.5
and T
, contains suggestions for interfac-
Spectrum Spreader Delay
hold
.
Worst-Case
1 ns setting
no dbl / dbl
3 / 4.5
8 / 12
(ns)
2 ns setting
no dbl / dbl
11 / 22
4.5 / 9
IO
.
93

Related parts for 20-101-1202