XC3S200AN-4FT256I Xilinx Inc, XC3S200AN-4FT256I Datasheet - Page 35

no-image

XC3S200AN-4FT256I

Manufacturer Part Number
XC3S200AN-4FT256I
Description
IC FPGA SPARTAN 3AN 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr
Datasheet

Specifications of XC3S200AN-4FT256I

Number Of Logic Elements/cells
4032
Number Of Labs/clbs
448
Total Ram Bits
294912
Number Of I /o
195
Number Of Gates
200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S200AN-4FT256I
Manufacturer:
MOLEX
Quantity:
2 000
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
Quantity:
5 142
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
Quantity:
290
Part Number:
XC3S200AN-4FT256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
0
Part Number:
XC3S200AN-4FT256I
Quantity:
37
Input Timing Adjustments
Table 26: Input Timing Adjustments by IOSTANDARD
DS557 (v4.1) April 1, 2011
Product Specification
Single-Ended Standards
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI33_3
PCI66_3
HSTL_I
HSTL_III
HSTL_I_18
HSTL_II_18
HSTL_III_18
SSTL18_I
SSTL18_II
SSTL2_I
SSTL2_II
SSTL3_I
SSTL3_II
Following Signal Standard
Convert Input Time from
LVCMOS25 to the
(IOSTANDARD)
Adjustment Below
0.62
0.54
0.83
0.60
0.31
0.41
0.41
0.72
0.77
0.69
0.69
0.79
0.71
0.71
0.68
0.68
0.78
0.78
-5
Speed Grade
0
Add the
0.69
0.69
0.62
0.54
0.83
0.60
0.31
0.41
0.41
0.72
0.77
0.79
0.71
0.71
0.68
0.68
0.78
0.78
-4
0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
www.xilinx.com
Spartan-3AN FPGA Family: DC and Switching Characteristics
Table 26: Input Timing Adjustments by IOSTANDARD
Notes:
1.
2.
Differential Standards
LVDS_25
LVDS_33
BLVDS_25
MINI_LVDS_25
MINI_LVDS_33
LVPECL_25
LVPECL_33
RSDS_25
RSDS_33
TMDS_33
PPDS_25
PPDS_33
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
Following Signal Standard
Convert Input Time from
The numbers in this table are tested using the methodology
presented in
set forth in
These adjustments are used to convert input path times originally
specified for the LVCMOS25 standard to times that correspond to
other signal standards.
LVCMOS25 to the
(IOSTANDARD)
Table
Table 30
10,
Table
and are based on the operating conditions
13, and
Adjustment Below
0.76
0.79
0.79
0.78
0.79
0.78
0.79
0.79
0.77
0.79
0.79
0.79
0.74
0.72
1.05
0.72
1.05
0.71
0.71
0.74
0.75
1.06
1.06
-5
Speed Grade
Table
Add the
15.
0.76
0.79
0.79
0.78
0.79
0.78
0.79
0.79
0.77
0.79
0.79
0.79
0.74
0.72
1.05
0.72
1.05
0.71
0.71
0.74
0.75
1.06
1.06
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35

Related parts for XC3S200AN-4FT256I