LC4064ZE-7TN100C Lattice, LC4064ZE-7TN100C Datasheet - Page 33

no-image

LC4064ZE-7TN100C

Manufacturer Part Number
LC4064ZE-7TN100C
Description
CPLD - Complex Programmable Logic Devices 64MC 64 I/O Ultra Low Power 1.8V
Manufacturer
Lattice
Datasheet

Specifications of LC4064ZE-7TN100C

Memory Type
EEPROM
Number Of Macrocells
64
Maximum Operating Frequency
178.57 MHz
Delay Time
7.5 ns
Number Of Programmable I/os
64
Operating Supply Voltage
1.8 V
Supply Current
0.08 mA
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Supply Voltage (max)
1.9 V
Supply Voltage (min)
1.7 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC4064ZE-7TN100C
Manufacturer:
LATTICE
Quantity:
3 400
Part Number:
LC4064ZE-7TN100C
Manufacturer:
Lattice
Quantity:
135
Part Number:
LC4064ZE-7TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Signal Descriptions
ORP Reference Table
Number of I/Os
Number of GLBs
Number of
I/Os per GLB
Reference ORP
Table (I/Os per
GLB)
TMS
TCK
TDI
TDO
GOE0/IO, GOE1/IO
GND
NC
V
CLK0/I, CLK1/I, CLK2/I, CLK3/I
V
yzz
1. In some packages, certain I/Os are only available for use as inputs. See the Logic Signal Connections tables for details.
CC
CCO0
, V
CCO1
Signal Names
4032ZE
32
16
16
2
32
4
8
8
Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control
Input – This pin is the IEEE 1149.1 Test Data In pin, used to load data.
These pins are configured to be either CLK input or as an input.
the state machine.
Input – This pin is the IEEE 1149.1 Test Clock input pin, used to clock through the
state machine.
Output – This pin is the IEEE 1149.1 Test Data Out pin used to shift data out.
These pins are configured to be either Global Output Enable Input or as general I/O
pins.
Ground
Not Connected
The power supply pins for logic core and JTAG port.
The power supply pins for each I/O bank.
Input/Output
reference (alpha) and z is macrocell reference (numeric). z: 0-15.
Mixture of
4064ZE
14, 15
14, 15
9, 10,
9, 10,
48
4
ispMACH 4032ZE
ispMACH 4064ZE
ispMACH 4128ZE
ispMACH 4256ZE
1
– These are the general purpose I/O used by the logic array. y is GLB
64
16
16
4
33
64
8
8
8
4128ZE
ispMACH 4000ZE Family Data Sheet
Description
96
12
12
8
64
16
4
4
y: A-B
y: A-D
y: A-H
y: A-P
4256ZE
96
16
6
6
Mixture of
6, 7, 8
6, 7, 8
108
16

Related parts for LC4064ZE-7TN100C