AGLN250V2-VQG100 Actel, AGLN250V2-VQG100 Datasheet - Page 94

FPGA - Field Programmable Gate Array 250K System Gates IGLOO nano

AGLN250V2-VQG100

Manufacturer Part Number
AGLN250V2-VQG100
Description
FPGA - Field Programmable Gate Array 250K System Gates IGLOO nano
Manufacturer
Actel
Datasheet

Specifications of AGLN250V2-VQG100

Processor Series
AGLN250
Core
IP Core
Number Of Macrocells
2048
Maximum Operating Frequency
250 MHz
Number Of Programmable I/os
68
Data Ram Size
36 Kbit
Supply Voltage (max)
1.5 V
Supply Current
34 uA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
- 20 C
Development Tools By Supplier
AGLN-Nano-Kit, AGLN-Z-Nano-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FLASHPRO 4, FlashPro 3, FLASHPRO LITE
Mounting Style
SMD/SMT
Supply Voltage (min)
1.2 V
Number Of Gates
250 K
Package / Case
VQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AGLN250V2-VQG100
Manufacturer:
Actel
Quantity:
135
Part Number:
AGLN250V2-VQG100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AGLN250V2-VQG100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
IGLOO nano DC and Switching Characteristics
Table 2-106 • RAM512X18
2- 80
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
F
Note:
AS
AH
ENS
ENH
DS
DH
CKQ1
CKQ2
C2CRWH
C2CWRH
RSTBQ
REMRSTB
RECRSTB
MPWRSTB
CYC
MAX
For specific junction temperature and voltage supply levels, refer to
Address setup time
Address hold time
REN_B, WEN_B setup time
REN_B, WEN_B hold time
Input data (DI) setup time
Input data (DI) hold time
Clock HIGH to new data valid on DO (output retained, WMODE = 0)
Clock HIGH to new data valid on DO (pipelined)
Address collision clk-to-clk delay for reliable read access after write on same address;
applicable to opening edge
Address collision clk-to-clk delay for reliable write access after read on same address;
applicable to opening edge
RESET_B LOW to data out LOW on DO (flow through)
RESET_B LOW to data out LOW on DO (pipelined)
RESET_B removal
RESET_B recovery
RESET_B minimum pulse width
Clock cycle time
Maximum frequency
Commercial-Case Conditions: T
J
= 70°C, Worst-Case VCC = 1.14 V
Description
R ev i sio n 1 1
Table 2-7 on page 2-7
for derating values.
10.90
1.28
0.25
1.13
0.13
1.10
0.55
6.56
2.67
0.87
1.04
3.21
3.21
0.93
4.94
1.18
Std.
92
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for AGLN250V2-VQG100