CS61884-IQZ Cirrus Logic Inc, CS61884-IQZ Datasheet - Page 39

no-image

CS61884-IQZ

Manufacturer Part Number
CS61884-IQZ
Description
IC,PCM TRANSCEIVER,OCTAL,CEPT PCM-30/E-1,QFP,144PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS61884-IQZ

Rohs Compliant
YES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS61884-IQZ
Manufacturer:
CIRRUS
Quantity:
60
Part Number:
CS61884-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS61884-IQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS61884-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
14.18 Line Length Data Register (11h)
14.19 Output Disable Register (12h)
14.20 AIS Status Register (13h)
14.21 AIS Interrupt Enable Register (14h)
DS485F1
[7:5]
[3:0]
[7:0]
[7:0]
[7:0]
BIT
BIT
BIT
BIT
[4]
INT_EXTB
OENB 7-0 Setting bit n of this register to “1” High-Z the TX output driver on channel n of the device.
AISS 7-0
AISE 7-0
LEN[3:0]
NAME
NAME
NAME
NAME
RSVD
The value written to the 4-LSBs of this register specifies whether the device is operating in
either T1/J1 or E1 modes and the associated pulse shape as shown below is being transmit-
ted. Register bits default to 00h after power-up or reset.
This bit specifies the use of internal (Int_ExtB = 1) or external (Int_ExtB = 0) receiver line
matching. The line impedance for both the receiver and transmitter are chosen through the
LEN [3:0] bits in this register.
These bits setup the line impedance for both the receiver and the transmitter path and the
desired pulse shape for a specific channel. The channel is selected with the Line Length
Channel ID register (0x10). The following table shows the available transmitter pulse
shapes.
Register bits default to 00h after power-up or reset.
A “1” in bit position n indicates that the receiver has detected an AIS condition on channel n,
which generates an interrupt on the INT pin. Register bits default to 00h after power-up or
reset.
This register enables changes in the AIS Status register to be reflected in the AIS Interrupt
Status register, thus causing an interrupt on the INT pin. Register bits default to 00h after
power-up or reset.
LEN [3:0]
0000
0001
0010
0100
0101
1000
0011
0110
0111
Operation
Mode
T1/J1
T1/J1
T1/J1
T1/J1
T1/J1
T1/J1
T1/J1
E1
E1
RESERVED (These bits must be set to 0.)
120Ω 3.0V
100Ω DS1, Option A (undershoot)
100Ω DS1, Option A (0dB)
100Ω 0 - 133Ft (0.6dB)
100Ω 133 - 266Ft (1.2dB)
100Ω 266 - 399Ft (1.2dB)
100Ω 399 - 533Ft (2.4dB)
100Ω 533 - 655Ft (3.0dB)
75Ω 2.37V
Description
Description
Description
Line Length Selection
Description
Phase Samples
CS61884
per UI
12
14
14
13
13
13
13
13
12
39

Related parts for CS61884-IQZ