ADUC814ARUZ-REEL7 Analog Devices Inc, ADUC814ARUZ-REEL7 Datasheet - Page 45

• Manufacturer Part Number: ADUC814ARUZ-REEL7
• Description: 12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC814ARUZ-REEL7

• Core Processor: 8052
• Core Size: 8-Bit
• Speed: 16.78MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 17
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 28-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADUC814QSZ - KIT DEV FOR ADUC814 MICROCONVRTR
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Bit No.
2
1
0
1
SPIDAT
Function
SFR Address
Power-On Default
Bit Addressable
Using the SPI Interface
Depending on the configuration of the bits in the SPICON SFR
shown in Table 18, the ADuC814 SPI interface transmits or
receives data in a number of possible modes. Figure 44 shows all
possible ADuC814 SPI configurations and the timing relation-
ships and synchronization between the signals involved.
(CPHA = 0)
(CPHA = 1)
The CPOL and CPHA bits should both contain the same values for master and slave devices.
SAMPLE INPUT
SAMPLE INPUT
DATA OUTPUT
DATA OUTPUT
Name
CPHA
SPR1
SPR0
(CP0L = 1)
(CP0L = 0)
ISPI FLAG
ISPI FLAG
SCLOCK
SCLOCK
Figure 44. ADuC814, SPI Timing, All Modes
SS
1
?
MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB
Description
Clock Phase Select Bit.
Set by the user if the leading SCLOCK edge is to transmit data.
Cleared by the user if the trailing SCLOCK edge is to transmit data.
SPI Bit Rate Select Bits.
These bits select the SCLOCK rate (bit rate) in master mode as follows:
SPR1
0
0
1
1
In SPI slave mode,where SPIM = 0, the logic level on the external SS pin (Pin 22), can be read via the SPR0 bit.
MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB
SPI Data Register
The SPIDAT SFR is written by the user to transmit data over the SPI interface or read by the user code to read
data just received by the SPI interface.
F7H
00H
No
SPR0
0
1
0
1
?
Rev. A | Page 45 of 72
Selected Bit Rate
f
f
f
fcore/16
CORE
CORE
CORE
/2
/4
/8
SPI Interface—Master Mode
In master mode, the SCLOCK pin is always an output and
generates a burst of eight clocks whenever user code writes to
the SPIDAT register. The SCLOCK bit rate is determined by
SPR0 and SPR1 in SPICON. It should also be noted that the SS
pin is not used in master mode. If the ADuC814 needs to assert
the SS pin on an external slave device, a port digital output pin
should be used. In master mode, a byte transmission or reception
is initiated by a write to SPIDAT. Eight clock periods are gener-
ated via the SCLOCK pin and the SPIDAT byte being transmitted
via MOSI. With each SCLOCK period, a data bit is also sampled
via MISO. After eight clocks, the byte is completely transmitted,
and the input byte is waiting in the input shift register. The ISPI
flag is set automatically and an interrupt occurs if enabled. The
value in the shift register is latched into SPIDAT.
SPI Interface—Slave Mode
In slave mode, the SCLOCK is an input. The SS pin must also be
driven low externally during the byte communication. Trans-
mission is also initiated by a write to SPIDAT. In slave mode, a
data bit is transmitted via MISO, and a data bit is received via
MOSI on each input SCLOCK. After eight clocks, the byte is
completely transmitted and the input byte is waiting in the
input shift register. The ISPI flag is set automatically and an
interrupt occurs if enabled. The value in the shift register is
latched into SPIDAT only when the transmission/reception of a
byte is complete. The end of transmission occurs after the
eighth clock is received, if CPHA = 1, or when SS returns high if
CPHA = 0.
ADuC814