ADV611JSTZ Analog Devices Inc, ADV611JSTZ Datasheet - Page 31

• Manufacturer Part Number: ADV611JSTZ
• Description: CCTV Digital Video Codec
• Manufacturer: Analog Devices Inc
• Type: Video Codecr

Specifications of ADV611JSTZ

• Data Interface: Serial
• Resolution (bits): 8 b
• Sigma Delta: No
• Voltage - Supply, Digital: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 120-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Using the ADV611/ADV612 In Stand-Alone Applications
Figure 16 shows the ADV611/ADV612 in a noncomputer
based applications. Here, an ADSP-2185 digital signal proces-
sor provides Host control and BW calculation services. Note
that all control and BW operations occur over the host interface
in this design.
Connecting the ADV611/ADV612 to Popular Video Decoders
and Encoders
The following circuits are recommendations only. Analog
Devices has not actually built or tested these circuits.
Using the Philips SAA7111 Video Decoder
The SAA7111 example circuit, which appears in Figure 17, is
used in this configuration on the ADV611 CCTVPIPE demon-
stration board.
Using the Analog Devices ADV7175 Video Encoder
Because the ADV7175 has a CCIR-656 interface, it connects
directly with the ADV611/ADV612 without “glue” logic. Note
that the ADV7175 can only be used at CCIR-601 sampling
rates.
The ADV7175 example circuit, which appears in Figure 18, is
used in this configuration on the ADV611 CCTVPIPE demon-
stration board.
REV. 0
Figure 17. ADV611/ADV612 and SAA7111 Example
Interfacing Block Diagram
SAA7111
XTAL
XTAL
THE ADSP-2185 INTERNAL CLOCK RATE
DOUBLE THE INPUT CLOCK
*THE INPUT CLOCK RATE = 1/2 OF THE INTERNAL
CLOCK RATE, RANGING FROM 12 TO 21MHz
Y(0:7)
LLC
ADSP-2185
D8–D23
IRQL1
IRQ2
PF4
PF5
FL2
FL0
FL1
WR
RD
Figure 16. Alternate Stand-Alone Application Design
VCLK
VDATA (0:7)
ADV611/ADV612
(CCIR-656 MODE)
ADR0
BE0–BE1
BE2–BE3
CS
RD
LCODE
HIRQ
ADR1
D0–D15
D16–D31
WR
ADV611/ADV612
–31–
VDATA [0–7]
Using the Raytheon TMC22153 Video Decoder
Raytheon has a whole family of video parts. Any member of the
family can be used. The user must select the part needed based
on the requirements of the application. Because the Raytheon
part does not include the A/Ds, an external A/D is necessary in
this design (or a pair of A/Ds for S video).
The part can be used in CCIR-656 (D1) mode for a zero con-
trol signal interface. Special attention must be paid to the video
output modes in order to get the right data to the right pins (see
the following diagram).
Note that the circuit in Figure 19 has not been built or tested.
Figure 18. ADV611/ADV612 and ADV7175 Example
Interfacing Block Diagram
Figure 19. ADV611/ADV612 and TMC22153 Example
CCIR-656 Mode Interface
D0–D15
A0–A8
VCLK
RAS
CAS
(MODE 0 & SLAVE MODE)
WE
ADV7175
XTAL
MODE SET TO:
TMC22153
ANY DRAM USED WITH THE ADV611/ADV612
MUST MEET THE MINIMUM SPECIFICATIONS
OUTLINED FOR THE HYPER MODE DRAMS
LISTED
TOSHIBA TC514265DJ/DZ/DFT-60
NEC
NEC
HITACHI
27MHz PAL OR NTSC
CDEC = 1
YUVT = 1
F422
CLOCK
= X
CLOCK
Y(2:9)
BLANK
HM514265CJ-60
P7–P0
ALSB
PD424210ALE-60
PD42S4210ALE-60
COMPOSITE VIDEO INPUT
VCLK
LLC
Y[0–7]
A0–A8
DQ1–DQ16
RAS
CAS
OE
WEL
WEH
10k
150
SAA7111
(256K
24.576MHz
ADV611/ADV612
XTAL
XTAL
DRAM
(CCIR-656 & SLAVE MODE)
VDATA (0:7)
16-BIT)
VCLK
ADV611/ADV612
VCLKO
VDATA (7:0)
ADV611/ADV612
(CCIR-656 MODE)
XTAL
XTAL
VCLK