CS4954-CQZR Cirrus Logic Inc, CS4954-CQZR Datasheet - Page 18

no-image

CS4954-CQZR

Manufacturer Part Number
CS4954-CQZR
Description
IC NTSC/PAL Digital Video Encoder
Manufacturer
Cirrus Logic Inc
Type
Video Encoderr
Datasheet

Specifications of CS4954-CQZR

Voltage - Supply, Analog
3.15 V ~ 5.25 V
Voltage - Supply, Digital
3.15 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
48-TQFP, 48-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CDB4955A - EVALUATION BOARD FOR CS4955A
Applications
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4954-CQZR
Manufacturer:
NXP
Quantity:
11 000
Part Number:
CS4954-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS4954-CQZR
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS4954-CQZR
Quantity:
278
VSYNC stays low for 2.5 line-times and transitions
high with the beginning of line 315. Video input on
the V [7:0] pins is expected between line 336
through line 622.
5.2.7 Progressive Scan
The CS4954/5 supports a pseudo-progessive scan
mode for which “odd” and “even” numbered line
information is presented in “odd” numbered line
positions by varying the vertical blanking timing.
This preserves precise MPEG-2 frame rates of 30
and 25 frames per second. This mode is in contrast
to other digital video encoders, which commonly
support progressive scan by repetitively displaying
18
HSYNC
HSYNC
HSYNC
HSYNC
VSYNC
VSYNC
VSYNC
VSYNC
FIELD
FIELD
FIELD
FIELD
Line
Line
Line
Line
NTSC Vertical Timing (odd field)
NTSC Vertical Timing (even field)
PAL Vertical Timing (even field)
PAL Vertical Timing (odd field)
3
264
265
311
265
1
312
4
Figure 6. Vertical Timing
266
2
313
5
267
3
314
6
a 262 line field (524/525 lines for NTSC). The
common method is flawed: over time, the output
display rate will overrun a system-clock-locked
MPEG-2 decompressor and display a field twice
every 8.75 seconds.
5.2.8 NTSC Progressive Scan
VSYNC will transition low at line four to begin
field one and will remain low for three lines or
2574 pixel cycles (858 × 3). NTSC interlaced tim-
ing is illustrated in Figure 9. In this mode, the
CS4954/5 expects digital video input at the V [7:0]
pins for 240 lines beginning on active video line 22
and continuing through line 261.
268
4
315
7
269
5
316
8
9
270
6
317
CS4954 CS4955
10
271
7
318
DS278F6

Related parts for CS4954-CQZR