MT9V131C12STC Aptina LLC, MT9V131C12STC Datasheet
MT9V131C12STC
Specifications of MT9V131C12STC
Related parts for MT9V131C12STC
MT9V131C12STC Summary of contents
Page 1
... Ordering Information Table 2: Available Part Numbers Part Number MT9V131I29STC MT9V131C12STC ES MT9V131C12STCD ES Demo kit (color) MT9V131C12STCH ES Demo kit headboard (color) Micron Technology, Inc., reserves the right to change products or specifications without notice. 1 ‡ Preliminary Features Typical Value 1/4-inch (4:3) 3 ...
Page 2
General Description This SOC VGA CMOS image sensor features DigitalClarity low-noise CMOS imaging technology that achieves CCD image quality (based on signal- to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, and integration advantages of CMOS. The MT9V131 ...
Page 3
Figure 1 illustrates the MT9V131 quantum efficiency in relation to wavelength. Figure 1: MT9V131 Quantum Efficiency vs. Wavelength Figure 2: Chip Block Diagram SCLK S DATA S ADDR CLK STANDBY OE# ...
Page 4
Figure 3 shows MT9V131 typical connections. For low-noise operation, the MT9V131 requires separate supplies for analog and digital power. Incoming digital and analog ground conductors can be tied together right next to the die. Both power supply rails should be ...
Page 5
Ball Assignment Figure 4: 44-Ball iCSP Pinout Diagram Figure 5: 48-Pin CLCC Pinout Diagram D OUT D OUT_ FLASH PIXCLK LINE_VALID FRAME_VALID PDF: 09005aef824c99b3/Source: 009005aef824c99bb MT9V131_LDS_2.fm - Rev. B 3/07 EN MT9V131: 1/4-Inch ...
Page 6
Table 4: Ball and Pin Description Symbol CLCC Pin CLKIN 20 SCLK ADDR ADC_TEST 31 RESET# 33 STANDBY 34 OE# 35 SCAN_EN DATA FLASH 13 PIXCLK 14 LINE_VALID 15 FRAME_VALID ...
Page 7
Image Flow Processor Overview of Architecture The image flow processor consists of a color processing pipeline and a measurement and control logic block, as shown in Figure 6 on page 8. The stream of raw data from the sensor enters ...
Page 8
Figure 6: Image Flow Processor Block Diagram The MT9V131 features smooth, continuous zoom and pan. This functionality is avail- able when the IFP output is downsized in the decimation block. The decimation block can downsize the original VGA image to ...
Page 9
Sensor Core Overview The sensor consists of a pixel array of 668 x 496 total, analog readout chain, 10-bit ADC with programmable gain and black offset, and timing and control. Figure 7: Sensor Core Block Diagram Sensor Array The sensor ...
Page 10
Electrical Specifications The recommended die operating temperature ranges from –20°C to +40°C. The sensor image quality may degrade above +40°C. Table 5: DC Electrical Characteristics 2.8 ± 0.25V Symbol Definition V Input high ...
Page 11
Table 6: AC Electrical Characteristics 2.8 ± 0.25V Definition Input clock frequency Clock duty cycle Input clock rise time Input clock fall time CLKIN to PIXCLK propagation LOW-to-HIGH delay HIGH-to-LOW PIXCLK to D ...
Page 12
Figure 9: 44-Ball iCSP Package Outline SEATING PLANE A 0.10 A 4.50 0.75 TYP BALL A7 44X Ø0.35 DIMENSIONS APPLY TO SOLDER BALLS POST REFLOW. THE PRE- REFLOW DIAMETER IS Ø0.33 4.50 0.75 TYP C L 2.25 7.00 ±0.075 SOLDER ...
Page 13
Figure 10: 48-Pin CLCC Package Outline D Seating plane A 8.8 0.8 47X 4.4 TYP 1.0 ±0 48X 0.40 ±0.05 8.8 4.4 4X 0.2 5.215 5.715 11.43 Lead finish: Au plating, 0.50 microns minimum thickness over Ni plating, ...
Page 14
Revision History Rev ...