XC2C64A-7CPG56I Xilinx Inc, XC2C64A-7CPG56I Datasheet - Page 10

CPLD CoolRunner™-II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um (CMOS) Technology 1.8V 56-Pin CSBGA

XC2C64A-7CPG56I

Manufacturer Part Number
XC2C64A-7CPG56I
Description
CPLD CoolRunner™-II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um (CMOS) Technology 1.8V 56-Pin CSBGA
Manufacturer
Xilinx Inc
Series
CoolRunner IIr
Datasheets

Specifications of XC2C64A-7CPG56I

Package
56CSBGA
Family Name
CoolRunner™-II
Device System Gates
1500
Number Of Macro Cells
64
Maximum Propagation Delay Time
7.5 ns
Number Of User I/os
45
Number Of Logic Blocks/elements
4
Typical Operating Supply Voltage
1.8 V
Maximum Operating Frequency
159 MHz
Number Of Product Terms Per Macro
40
Operating Temperature
-40 to 85 °C
Features
Programmable
Package / Case
56-CSBGA
Mounting Type
Surface Mount
Voltage
1.8V
Number Of I /o
45
Memory Type
CMOS
Programmable Type
In System Programmable
Number Of Macrocells
64
Delay Time Tpd(1) Max
6.7ns
Voltage Supply - Internal
1.7 V ~ 1.9 V
Number Of Logic Elements/blocks
4
Number Of Gates
1500
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Logic Elements/cells
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With
122-1536 - KIT STARTER SPARTAN-3E122-1532 - KIT DEVELOPMENT SPARTAN 3ADSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2C64A-7CPG56I
Manufacturer:
XILINX
Quantity:
440
Part Number:
XC2C64A-7CPG56I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2C64A-7CPG56I
Manufacturer:
XILINX
Quantity:
5 000
Part Number:
XC2C64A-7CPG56I
Manufacturer:
XILINX
0
Part Number:
XC2C64A-7CPG56I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2C64A-7CPG56I
0
Company:
Part Number:
XC2C64A-7CPG56I
Quantity:
4 000
CoolRunner-II CPLD Family
Design Security
Designs can be secured during programming to prevent
either accidental overwriting or pattern theft via readback.
Four independent levels of security are provided on-chip,
10
Figure 10: CoolCLOCK Created by Cascading Clock Divider and DualEDGE Option
Figure 9: Macrocell Clock Chain with DualEDGE Option Shown
Synch Reset
CLK_CT
PTC
GCK2
CTC
PTC
GCK0
GCK1
GCK2
GCK0
GCK1
GCK2
www.xilinx.com
Clock
In
Synch Rst
eliminating any electrical or visual detection of configuration
patterns. These security bits can be reset only by erasing
the entire device. See
÷10
÷12
÷14
÷16
÷2
÷4
÷6
÷8
PTC
PTC
D/T
CE
CK
D/T
CE
CK
DS090_09_121201
FIF
Latch
DualEDGE
FIF
Latch
DualEDGE
WP170
Q
DS090 (v3.1) September 11, 2008
Q
for more detail.
Product Specification
R

Related parts for XC2C64A-7CPG56I