XC5VLX50T-1FFG665I Xilinx Inc, XC5VLX50T-1FFG665I Datasheet - Page 333

• Manufacturer Part Number: XC5VLX50T-1FFG665I
• Description: FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665I

• Package: 665FCBGA
• Family Name: Virtex®-5
• Device Logic Units: 46080
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 360
• Ram Bits: 2211840
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 2211840
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 665-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
IODELAY #(
)IODELAY_INST (
);
ODDR #(
)ODDR_INST (
);
ODDR #(
)TRI_ODDR_INST (
);
IDELAYCTRL IDELAYCTRL_INST (
);
.DELAY_SRC ("IO"),
.IDELAY_TYPE ("FIXED"),
.IDELAY_VALUE (12),
.ODELAY_VALUE (12),
.REFCLK_FREQUENCY (200.0)
.C(1'b0),
.CE(1'b0),
.DATAIN(1'b0),
.IDATAIN(IDATAIN),
.INC(1'b0),
.ODATAIN(ODATAIN),
.RST(1'b0),
.T(TSCONTROL),
.DATAOUT(DATAOUT)
.C(clk),
.CE(1'b1),
.D1(D1),
.D2(D2),
.R(1'b0),
.S(1'b0),
.Q(ODATAIN)
.C(clk),
.CE(1'b1),
.D1(T1),
.D2(T2),
.R(1'b0),
.S(1'b0),
.Q(TSCONTROL)
.REFCLK(refclk),
.RST(RST),
.RDY()
.DDR_CLK_EDGE ("SAME_EDGE"),
.INIT (1'b0),
.SRTYPE ("SYNC")
.DDR_CLK_EDGE ("SAME_EDGE"),
.INIT (1'b0),
.SRTYPE ("SYNC")
www.xilinx.com
Input/Output Delay Element (IODELAY)
333