MCIMX31LCVMN4D Freescale, MCIMX31LCVMN4D Datasheet

Page 1

... With 90 nm technology and dual-Vt transistors (two threshold voltages), the This document contains information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2005–2010. All rights reserved. Document Number: MCIMX31C Rev. 4.3, 2/2010 ...

Page 2

... Multiple clock and power domains — Independent gating of power domains • Multiple communication and expansion ports including a fast parallel interface to an external graphic accelerator (supporting major graphic accelerator vendors) • Security 2 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ® tightly-coupled Vector Freescale Semiconductor ...

Page 3

... MCIMX31C. Table 1. MCIMX31C and MCIMX31LC Ordering Information Part Number MCIMX31CVMN4C! MCIMX31LCVMN4C! MCIMX31CVMN4D! MCIMX31LCVMN4D! MCIMX31CJMN4C MCIMX31LCJMN4D MCIMX31CJMN4D 1 Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United ...

Page 4

... MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Tamper Detection Mouse Keyboard AP Peripherals AUDMUX Power SSI (2) Management UART ( (3) FIR CSPI (3) PWM USB Host (2) USB-OTG KPP Keypad GPIO CCM Serial ® 1-WIRE EPROM IIM GPU* GPS ATA Hard Drive PC USB Card Host/Device Freescale Semiconductor ...

Page 5

... The ARM Application Processor (AP) and other subsystems address the needs of the personal, wireless, and portable product market with integrated peripherals, advanced processor core, and power management capabilities. Freescale Semiconductor Functional Description and Application Information Table 2. MCIMX31C Core Brief Description MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ™ ...

Page 6

... Mbit/s, 1.152 Mbit/s medium infrared (MIR) physical layer protocol and 4Mbit/s fast infrared (FIR) physical layer protocol defined by IrDA, version 1.4. MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Section/ Page 4.3.4/20 4.3.5/21 4.3.6/30 4.3.3/19 — 4.3.7/30 4.3.8/31 — — 4.3.9.3/40, 4.3.9.1/32, 4.3.9.2/35 — 4.3.10/48 4.3.11/49 Freescale Semiconductor ...

Page 7

... Checkers Freescale Semiconductor Functional Description and Application Information Brief Description The Fusebox is a ROM that is factory configured by Freescale. The GPIO provides several groups of 32-bit bidirectional, general purpose I/O. This peripheral provides dedicated general-purpose signals that can be configured as either inputs or outputs. The GPT is a multipurpose module used to measure intervals or generate periodic output ...

Page 8

... Host 1 Port and the OTG transceiver. The WDOG module protects against system failures by providing a method for the system to recover from unexpected events or programming errors. MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Section/ Page — 4.3.19/83 — 4.3.20/84 4.3.21/88 4.3.22/90 — 4.3.23/98 — Freescale Semiconductor ...

Page 9

... This section provides the device-level and module-level electrical characteristics for the MCIMX31C. 4.1 Chip-Level Conditions This section provides the device-level electrical characteristics for the IC. See to the individual tables and sections. Freescale Semiconductor Section 5, “Package Information and MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Signal Descriptions Pinout,” ...

Page 10

... Min Max –0.5 1.47 max –0.5 3.1 max –0.5 NVCC +0.3 Imax –40 125 storage 1 — H1C V esd — 200 2 — — 15 × Package Symbol Value Unit R 46 °C/W θ °C/W θ °C/W θJMA Freescale Semiconductor Units Notes ...

Page 11

... Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT. Freescale Semiconductor × Package (continued) Board Four layer board (2s2p) — ...

Page 12

... Table 7. Operating Ranges Parameter Parameter 1 2 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Min Max Units 1.22 1.47 V 0.95 — 1.75 3.1 V 1.75 1. 1.3 1.47 V 1.6 1.9 V — — V 3.0 3 – — 105 C Table 28, "DPLL Min Max Units — — V 3.0 3.3 V Freescale Semiconductor ...

Page 13

... DPTC functionality, specifically the voltage/frequency relation table, is dependent on CKIH frequency. At the time of publication, standard tables used by Freescale OSs provided for a CKIH frequency of 26 MHz only. Any deviation from this frequency requires an update to the OS. For more details, refer to the particular OS user's guide documentation. DPTC/DVFS are not supported for fARM ≤ ...

Page 14

... MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 for Silicon Revision 2.0 and 2.0.1 FVCC + MVCC QVCC1 QVCC4 + SVCC + UVCC (ARM) (L2) (PLL) Typ Max Typ Max Typ — — — — 0.04 0.15 3.50 — — 0.04 0.03 0.90 4.00 100.00 Freescale Semiconductor Unit Max 0.14 mA 0.14 mA 6.00 mA ...

Page 15

... IOQVDD, NVCC1, NVCC3– NVCC2, NVCC21, NVCC22 4 Release POR Figure 2. Option 1 Power-Up Sequence for Silicon Revision 2.0 and 2.0.1 Freescale Semiconductor NOTE CAUTION Notes: 1 The board design must guarantee that supplies reach 90% level before transition to the next state, using Power Management IC or other means ...

Page 16

... FUSE_VDD should not be driven on power-up for Silicon Revision2.0 and 2.0.1. This supply is dedicated for fuse burning (programming), and should not be driven upon boot-up. 1 Table 12 for GPIO. See MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Figure 2, Table 7, "Operating Ranges," on page Freescale Semiconductor ...

Page 17

... Input current (no PU/PD) Input current (100 kΩ PU) Input current (100 kΩ PD) Tri-state leakage current 1 Not a precise value. Measurements made on small sample size have shown variations of ±50% or more. Freescale Semiconductor NOTE Table 12 refers to NVCC1 and Table 12. GPIO DC Electrical Parameters Symbol Test Conditions ...

Page 18

... NVCC NVCC+0.3 –0.3 0 0.3*NVCC ±2 — — Table 15 for fast general I/O, and NVCC 80% 20% 0V PA1 Freescale Semiconductor Units μA ...

Page 19

... Output Transition Times (Std Drive) 1 Use of DDR Drive can result in excessive overshoot and ringing. 4.3.3 Clock Amplifier Module (CAMP) Electrical Characteristics This section outlines the Clock Amplifier Module (CAMP) specific electrical characteristics. shows clock amplifier electrical characteristics. Freescale Semiconductor Symbol tpr tpr tpr Symbol tpr ...

Page 20

... MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Typ Max — 75 — 0.3 — 3 — VDD 50 55 DS2502 Tx “Presence Pulse” OW2 OW3 OW4 Min Typ Max 480 511 — 15 — — 240 480 512 — Freescale Semiconductor Units MHz V V Vp-p % Units µs µs µs µs ...

Page 21

... Another area of attention is the slew rate limit imposed by the ATA specification on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with load. Not many vendors of bus buffers specify slew rate of the outgoing signals. Freescale Semiconductor Symbol t ...

Page 22

... UDMA0, UDMA1, UDMA2, UDMA3, UDMA4 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Table 21 shows ATA Value/ Contributing Factor peripheral clock frequency UDMA0 15 ns UDMA1 10 ns UDMA2, UDMA3 7 ns UDMA4 5 ns UDMA5 4 ns 5.0 ns UDMA5 4.6 ns 12.0 ns 8.5 ns 8 transceiver transceiver transceiver cable cable cable Freescale Semiconductor 1 ...

Page 23

... T > tsu + thi + tskew3 + tskew4 t0 — t0 (min) = (time_1 + time_2 + time_9 Figure 11 shows timing for PIO write, and Freescale Semiconductor Description Table 22 lists the timing parameters for PIO read. Figure 10. PIO Read Timing Diagram Table 22. PIO Read Timing Parameters Value Table 23 lists the timing parameters for PIO write ...

Page 24

... Figure 11. Multiword DMA (MDMA) Timing Table 23. PIO Write Timing Parameters Value Figure 13 shows timing for MDMA write, and MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Controlling Variable time_1 time_2w time_9 If not met, increase time_2w time_4 time_ax time_1, time_2r, time_9 — — Table 24 lists the Freescale Semiconductor ...

Page 25

... T – (tskew1 + tskew2 + tskew6) — ton ton = time_on * T – tskew1 toff toff = time_off * T – tskew1 Freescale Semiconductor Figure 12. MDMA Read Timing Diagram Figure 13. MDMA Write Timing Diagram Value MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics Controlling ...

Page 26

... UDMA in burst. Figure 14. UDMA In Transfer Starts Timing Diagram Figure 15. UDMA In Host Terminates Transfer Timing Diagram 26 Figure 15 shows timing when the UDMA in device terminates transfer, and MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 shows timing when the UDMA in Freescale Semiconductor ...

Page 27

... There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint. 2. Make ton and toff big enough to avoid bus contention Freescale Semiconductor Table 25. UDMA In Burst Timing Parameters Description MCIMX31C/MCIMX31LC Technical Data, Rev ...

Page 28

... UDMA out burst. Figure 17. UDMA Out Transfer Starts Timing Diagram Figure 18. UDMA Out Host Terminates Transfer Timing Diagram 28 Figure 18 shows timing when the UDMA out device terminates transfer, and MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 shows timing when the UDMA out Freescale Semiconductor ...

Page 29

... T – tskew1 toff toff = time_off * T – tskew1 Freescale Semiconductor Value MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics Controlling Variable time_ack time_env time_dvs time_dvh time_cyc time_cyc — ...

Page 30

... Figure 20. CSPI Master Mode Timing Diagram SSx CS1 SCLK CS7 CS8 MISO CS9 CS10 MOSI Figure 21. CSPI Slave Mode Timing Diagram 30 CS2 CS3 CS3 CS2 CS2 CS3 CS3 CS2 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Table 27 lists the CS6 CS5 CS4 CS6 CS5 CS4 Freescale Semiconductor ...

Page 31

... Pre-multiplier (FPM) enable mode) Predivision factor (PD bits) PLL reference frequency range after Predivider PLL output frequency range: MPLL and SPLL Maximum allowed reference clock phase noise. Frequency lock time (FOL mode or non-integer MF) Freescale Semiconductor Table 27. CSPI Interface Timing Parameters Symbol RISE/FALL ...

Page 32

... Command MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Max Unit Comments 100 µs In addition to the frequency < 50 kHz modulation kHz < F < 300 kHz modulation > 300 kHz modulation 5.2 ns Measured on CLKO pin 420 ps Measured on CLKO pin Figure 22, Figure 23, Figure NF2 NF4 Freescale Semiconductor 24, ...

Page 33

... NFCLE NFCE NFWE NFALE NFIO[7:0] Figure 23. Address Latch Cycle Timing DIagram NFCLE NFCE NFWE NFALE NFIO[15:0] Figure 24. Write Data Latch Cycle Timing DIagram Freescale Semiconductor NF1 NF4 NF3 NF10 NF11 NF5 NF7 NF6 NF8 NF9 Address NF1 NF3 NF10 NF11 NF5 ...

Page 34

... Example Timing for ≈ NFC Clock 33 MHz 2 Unit Min Max — 29 — ns — 28 — ns — 29 — ns — 28 — ns 28.5 ns — 30 — ns — 27 — ns — 30 — ns — 25 — 27.5 ns — 180 — ns — 45 — ns — 60 — ns 12.5 — — — ns 31. Freescale Semiconductor ...

Page 35

... Input data, ECB and DTACK all captured according to BCLK rising edge time. WEIM module, and Table 30 lists the timing parameters. Freescale Semiconductor NOTE NOTE MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics ...

Page 36

... WE17 WE20 DTACK WE19 Figure 26. WEIM Bus Timing Diagram Table 30. WEIM Bus Timing Parameters Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 WE23 WE2 WE4 WE6 WE8 WE10 WE12 WE14 Min Max Unit –0.5 2.5 ns –0 – – – – – Freescale Semiconductor ...

Page 37

... Test conditions: load capacitance, 25 pF. Recommended drive strength for all controls, address, and BCLK is Max drive. Figure 27, Figure 28, Figure 29, basic WEIM accesses to external memory devices with the timing parameters mentioned in Table 30 for specific control parameter settings. Freescale Semiconductor Parameter FCE=1 FCE NOTE Figure 30, Figure ...

Page 38

... Figure 28. Asynchronous Memory Timing Diagram for Write Access— 38 WE1 V1 WE3 WE11 WE7 WE9 WE15 WE1 V1 WE3 WE5 WE11 WE12 WE9 WE10 WE13 WSC=1, EBWA=1, EBWN=1, LBN=1 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 WE2 Next Address WE4 WE12 WE8 WE10 WE16 V1 WE2 Next Address WE4 WE6 WE14 V1 Freescale Semiconductor ...

Page 39

... ADDR Last Valid Addr WE3 CS[x] WE5 RW WE11 LBA OE WE9 EB[y] ECB DATA WE13 Figure 30. Synchronous Memory TIming Diagram for Burst Write Access— Freescale Semiconductor Address V1 WE12 WE18 WE18 WE17 WE17 WE16 WE16 V1 V1+2 Halfword Halfword WE15 WE15 WSC=2, SYNC=1, DOL=0 ...

Page 40

... WE7 WSC=7, LBA=1, LBN=1, LAH=1, OEA=7 Figure 36, Figure 37, and Figure 38 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 WE14 Write Data WE13 WE4 WE6 WE10 WE16 Read Data WE15 WE4 WE8 WE10 depict the timings pertaining to the Table 31, Table 32, Table 33, Freescale Semiconductor Table 34, ...

Page 41

... SDRAM clock cycle time SD4 CS, RAS, CAS, WE, DQM, CKE setup time SD5 CS, RAS, CAS, WE, DQM, CKE hold time SD6 Address setup time SD7 Address hold time SD8 SDRAM access time Freescale Semiconductor SD1 SD4 SD5 SD4 SD5 SD5 SD7 COL/BA SD8 SD10 ...

Page 42

... ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency. 42 Parameter NOTE NOTE indicates SDRAM requirements. All output signals MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Symbol Min Max tOH 1.8 — tRC 10 — clock Freescale Semiconductor Unit ns ...

Page 43

... CS, RAS, CAS, WE, DQM, CKE setup time SD5 CS, RAS, CAS, WE, DQM, CKE hold time SD6 Address setup time SD7 Address hold time SD11 Precharge cycle period SD12 Active to read/write command delay Freescale Semiconductor SD1 SD11 SD5 SD12 SD7 ROW / BA Parameter 1 1 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ...

Page 44

... SD6 BA ADDR 44 Parameter NOTE NOTE indicates SDRAM requirements. All output signals SD1 SD11 SD10 Figure 35. SDRAM Refresh Timing Diagram MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Symbol Min Max tDS 2.0 — tDH 1.3 — SD2 SD3 SD10 ROW/BA Freescale Semiconductor Unit ns ns ...

Page 45

... The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 33 are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency. Freescale Semiconductor Symbol tCH tCL tCK tAS tAH ...

Page 46

... The clock will continue to run unless both CKEs are low. Then the clock will be stopped in low state. Table 34. SDRAM Self-Refresh Cycle Timing Parameters ID Parameter SD16 CKE output delay time 46 SD16 NOTE Symbol tCKS MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 SD16 Min Max Unit 1.8 — ns Freescale Semiconductor ...

Page 47

... The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 35 are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency. Freescale Semiconductor SD18 SD17 Data Data Data Data ...

Page 48

... NOTE indicates SDRAM requirements. All output signals Table 37 Figure 39. ETM TRACECLK Timing Diagram MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Data Data Data Data Symbol Min Max Unit tDQSQ — 0.85 tQH 2.3 — tDQSCK — 6.7 lists the timing parameters. Freescale Semiconductor ...

Page 49

... Program time for eFuse 1 The program length is defined by the value defined in the epm_pgm_length[2:0] bits of the IIM module. The value to program is based kHz clock source (4 * 1/32 kHz = 125 µs) Freescale Semiconductor Frequency dependent Figure 40. Trace Data Timing Diagram Parameter Table 39. Fusebox Timing Characteristics ...

Page 50

... C-bus specification) Freescale Semiconductor START Unit μs μs μs 2 μs μs μs μs ns μ ...

Page 51

... Motorola MC30300 (Python) National Semiconductor LM9618 1 Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only camera suppliers. 2 These sensors not validated at time of publication. 4.3.14.2 Functional Description There are three timing modes supported by the IPU. ...

Page 52

... SENSB_DATA[7:0] invalid Figure 43. Non-Gated Clock Mode Timing Diagram 52 Active Line n+1th frame invalid 1st byte Section 4.3.14.2.2, “Gated Clock n+1th frame 1st byte MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 1st byte Figure 43. All incoming pixel invalid 1st byte Freescale Semiconductor Mode,” on ...

Page 53

... IPU Display Interfaces — 4.3.15.1 Supported Display Components Table 43 lists the known supported display components at the time of publication. Freescale Semiconductor is that of a Motorola sensor. Some other sensors may have a slightly Table 42 lists the timing parameters. 1/IP1 IP2 IP3 Figure 44. Sensor Interface Timing Diagram ...

Page 54

... Digital video encoders Analog Devices (for TV) Crystal (Cirrus Logic) Focus 1 Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only display component suppliers. 2 These display components not validated at time of publication. 4.3.15.2 Synchronous Interfaces 4.3.15.2.1 ...

Page 55

... Start of line IP5 DISPB_D3_CLK DISPB_D3_HSYNC DISPB_D3_DRDY DISPB_D3_DATA Figure 46. TFT Panels Timing Diagram—Horizontal Sync Pulse Figure 47 depicts the vertical timing (timing of one frame). All figure parameters shown are programmable. Freescale Semiconductor LINE 2 LINE 3 LINE IP7 IP9 IP8 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ...

Page 56

... BGYP – FH) * Tsw , ⎞ DISP3_IF_CLK_PER_WR ± ----------------------------------------------------------------- - + 0.5 0.5 ⎠ HSP_CLK_PERIOD DISP3_IF_CLK_PER_WR ⋅ ----------------------------------------------------------------- - Tdicp = T HSP_CLK HSP_CLK_PERIOD MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 End of frame Start of frame IP15 IP12 and Figure 47. Value 1 DISP3_IF_CLK_PER_WR ----------------------------------------------------------------- - for integer HSP_CLK_PERIOD DISP3_IF_CLK_PER_WR , ----------------------------------------------------------------- - for fractional HSP_CLK_PERIOD Freescale Semiconductor Units ...

Page 57

... The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific. 2 Display interface clock down time ⋅ DISP3_IF_CLK_DOWN_WR ⋅ -------------------------------------------------------------------------------- - Tdicd = ceil HSP_CLK 2 HSP_CLK_PERIOD Freescale Semiconductor NOTE IP20 IP17 IP18 IP19 Symbol Min Tckl Tdicd–Tdicu–1.5 Tdicd Tckh Tdicp–Tdicd+Tdicu–1.5 Tdicp–Tdicd+Tdicu Tdsu Tdicd–3.5 ...

Page 58

... SPL pulse width is fixed and aligned to the first data of the line. REV toggles every HSYNC period. Figure 49. Sharp HR-TFT Panel Interface Timing Diagram—Pixel Level 58 Horizontal timing D1 D2 IP21 1 DISPB_D3_CLK period IP23 IP22 IP24 IP25 IP26 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Table 46 lists the timing parameters. The D320 Freescale Semiconductor ...

Page 59

... At a transition to an odd field (of the next frame), the negative edges of DISPB_D3_VSYNC and DISPB_D3_HSYNC coincide. — transition to an even field (of the same frame), they do not coincide. • The active intervals—during which data is transferred—are marked by the DISPB_D3_HSYNC signal being high. Freescale Semiconductor Symbol Tsplr (BGXP – Tdpcp Tclsr CLS_RISE_DELAY * Tdpcp ...

Page 60

... Odd Field Line and Field Timing - NTSC 623 624 625 1 310 311 312 313 Line and Field Timing - PAL MCIMX31C/MCIMX31LC Technical Data, Rev. 4 Odd Field 267 268 269 273 Even Field Odd Field 314 315 316 336 Even Field Freescale Semiconductor ...

Page 61

... Additionally, the IPU allows a programmable pause between two burst. The pause is defined in the HSP_CLK cycles. It allows to avoid timing violation between two sequential bursts or two accesses to different displays. The range of this pause is from HSP_CLK cycles. Freescale Semiconductor Electrical Characteristics Functional Description 54. These timing images correspond to active-low DISPB_D#_CS, MCIMX31C/MCIMX31LC Technical Data, Rev ...

Page 62

... Single access mode (all control signals are not active for one display interface clock after each display access) Figure 51. Asynchronous Parallel System 80 Interface (Type 1) Burst Mode Timing Diagram 62 Burst access mode with sampling by CS signal MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Freescale Semiconductor ...

Page 63

... Single access mode (all control signals are not active for one display interface clock after each display access) Figure 52. Asynchronous Parallel System 80 Interface (Type 2) Burst Mode Timing Diagram Freescale Semiconductor Burst access mode with sampling by WR/RD signals MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ...

Page 64

... Single access mode (all control signals are not active for one display interface clock after each display access) Figure 53. Asynchronous Parallel System 68k Interface (Type 1) Burst Mode Timing Diagram 64 Burst access mode with sampling by CS signal MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Freescale Semiconductor ...

Page 65

... Display read operation can be performed with wait states when each read access takes display interface clock cycles according to the DISP0_RD_WAIT_ST parameter in the DI_DISP0_TIME_CONF_3, DI_DISP1_TIME_CONF_3, DI_DISP2_TIME_CONF_3 Registers. Figure 55 shows timing of the parallel interface with read wait states. Freescale Semiconductor Burst access mode with sampling by ENABLE signal MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics 65 ...

Page 66

... DI_DISP_SIG_POL Register). 66 WRITE OPERATION DISP0_RD_WAIT_ST=00 DISP0_RD_WAIT_ST=01 DISP0_RD_WAIT_ST=10 , Electrical Characteristics Figure 59 depict timing of asynchronous parallel interfaces based on Table 47 lists the timing parameters at display access level. All MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 READ OPERATION Freescale Semiconductor ...

Page 67

... DISPB_RD (READ_L) DISPB_DATA[17] (READ_H) DISPB_D#_CS DISPB_WR (WRITE_L) DISPB_DATA[16] (WRITE_H) DISPB_DATA (Input) DISPB_DATA (Output) Figure 56. Asynchronous Parallel System 80 Interface (Type 1) Timing Diagram Freescale Semiconductor IP28, IP27 IP35, IP33 IP31, IP29 read point IP37 Read Data IP39 IP46,IP44 IP47 IP45, IP43 IP42, IP41 MCIMX31C/MCIMX31LC Technical Data, Rev ...

Page 68

... DISPB_DATA (Output) Figure 57. Asynchronous Parallel System 80 Interface (Type 2) Timing Diagram 68 IP28, IP27 IP35, IP33 IP31, IP29 read point IP37 Read Data IP39 IP46,IP44 IP47 IP45, IP43 IP42, IP41 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 IP36, IP34 IP32, IP30 IP38 IP40 Freescale Semiconductor ...

Page 69

... DISPB_PAR_RS DISPB_RD (ENABLE_L) DISPB_DATA[17] (ENABLE_H) DISPB_D#_CS DISPB_WR (READ/WRITE) DISPB_DATA (Input) DISPB_DATA (Output) Figure 58. Asynchronous Parallel System 68k Interface (Type 1) Timing Diagram Freescale Semiconductor IP28, IP27 IP35,IP33 IP31, IP29 read point IP37 Read Data IP39 IP46,IP44 IP47 IP45, IP43 IP42, IP41 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 ...

Page 70

... Tdicpr–Tdicdr–1.5 Tdicpr–Tdicdr Tdcsw Tdicuw–1.5 Tdicuw MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 IP36, IP34 IP32, IP30 IP38 IP40 1 Typ. Max. 2 Tdicpr+1.5 3 Tdicpw+1 –Tdicur Tdicdr–Tdicur+1.5 Tdicpr–Tdicdr+Tdicur+1 –Tdicuw Tdicdw–Tdicuw+1.5 Tdicpw–Tdicdw+ Tdicuw+1.5 — — — Freescale Semiconductor Units ...

Page 71

... T HSP_CLK ceil HSP_CLK_PERIOD 10 Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific. Freescale Semiconductor Symbol Min. Tdchw Tdicpw–Tdicdw–1.5 ...

Page 72

... Figure 60. 3-Wire Serial Interface Timing Diagram Figure 61 depicts timing of the 4-wire serial interface. For this interface, there are separate input and output data lines both inside and outside the device Functional Description Preamble MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 1 display IF clock cycle Input or output data Freescale Semiconductor ...

Page 73

... DISPB_SD_D (Input) Figure 61. 4-Wire Serial Interface Timing Diagram Figure 62 depicts timing of the 5-wire serial interface (Type 1). For this interface, a separate RS line is added. When a burst is transmitted within single active chip select interval, the RS can be changed at boundaries of words. Freescale Semiconductor Write Preamble Read ...

Page 74

... DISPB_SD_D_CLK DISPB_SD_D (Output) DISPB_SD_D (Input) DISPB_SER_RS Figure 62. 5-Wire Serial Interface (Type 1) Timing Diagram 74 Write 1 display IF clock cycle RW D7 Preamble Read 1 display IF clock cycle RW Preamble D7 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 1 display IF clock cycle Output data 1 display IF clock cycle Input data Freescale Semiconductor ...

Page 75

... IF DISPB_SER_RS clock cycle DISPB_D#_CS DISPB_SD_D_CLK DISPB_SD_D (Output) DISPB_SD_D (Input) 1 display IF DISPB_SER_RS clock cycle Figure 63. 5-Wire Serial Interface (Type 2) Timing Diagram Freescale Semiconductor Write 1 display IF clock cycle RW D7 Preamble Read 1 display IF clock cycle RW Preamble D7 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics ...

Page 76

... MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 IP57, IP55 IP51, IP53 IP59 IP61 1 Typ. Max. 2 Tdicpr Tdicpr+1.5 3 Tdicpw Tdicpw+1 Tdicdr –Tdicur Tdicdr–Tdicur+1.5 Tdicpr–Tdicdr+ Tdicpr–Tdicdr+Tdicur+1.5 Tdicur 6 7 Tdicdw –Tdicuw Tdicdw–Tdicuw+1.5 Tdicpw–Tdicdw+ Tdicpw–Tdicdw+ Tdicuw Tdicuw+1.5 Tdicur — Tdicpr–Tdicdr — Freescale Semiconductor Units ...

Page 77

... HSP_CLK HSP_CLK_PERIOD 10 Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific. Freescale Semiconductor Symbol Min. Tdcsw Tdicuw–1.5 Tdchw Tdicpw– ...

Page 78

... MSHC_DATA (Intput) Figure 66. Transfer Operation Timing Diagram (Serial) 78 depict the MSHC timings, and tSCLKc tSCLKwh Figure 65. MSHC_CLK Timing Diagram tSCLKc tBSsu tDsu MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Table 49 and Table 50 list the timing tSCLKwl tSCLKf tBSh tDh tDd Freescale Semiconductor ...

Page 79

... MSHC_SCLK L pulse length Setup time MSHC_BS Setup time MSHC_DATA Output delay time 1 Timing is guaranteed for NVCC from 2.7 through 3.1 V. See NVCC restrictions described in Ranges," on page 12. Freescale Semiconductor tSCLKc tBSsu tDsu tDd NOTE Symbol Cycle tSCLKc tSCLKwh tSCLKwl Rise time ...

Page 80

... Symbol Cycle tSCLKc tSCLKwh tSCLKwl tSCLKr tSCLKf tBSsu tBSh tDsu tDh tDd MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 1 Standards Unit Min Max 25 — — — ns — — — — — — ns — Table 7, "Operating Ranges," on Table 51 lists the timing Freescale Semiconductor ...

Page 81

... HADDR CONTROL HWDATA HREADY HRESP A[25:0] D[15:0] WAIT REG OE/WE/IORD/IOWR CE1/CE2 RW POE Figure 68. Write Accesses Timing Diagram—PSHT=1, PSST=1 Freescale Semiconductor ADDR 1 CONTROL 1 DATA write 1 OKAY ADDR 1 DATA write 1 REG PSST MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Electrical Characteristics OKAY OKAY PSHT ...

Page 82

... The output is available at the pulse-width modulator output (PWMO) external pin. 82 ADDR 1 CONTROL 1 OKAY ADDR 1 REG PSST Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 DATA read 1 OKAY OKAY PSHT PSL Min Max Unit 0 63 clock 1 63 clock 1 128 clock Freescale Semiconductor ...

Page 83

... Output setup time PWMO = 30 pF 4.3.19 SDHC Electrical Specifications This section describes the electrical information of the SDHC. 4.3.19.1 SDHC Timing Figure 71 depicts the timings of the SDHC, and Freescale Semiconductor Table 52 lists the PWM timing characteristics Figure 70. PWM Timing Table 52. PWM Output Timing Parameters ...

Page 84

... Figure 71. SDHC Timing Diagram Table 53. SDHC Interface Timing Parameters Symbol TLH t THL t ODL MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 SD4 SD3 SD2 Min Max 1 0 400 100 400 10 — 10 — — 10 — 10 –6.5 3 — 18.5 — –11.5 Freescale Semiconductor Unit kHz MHz MHz kHz ...

Page 85

... After powerup, the clock signal is enabled on SGCLK (time T0) • After 200 clock cycles, RX must be high. • The card must send a response on RX acknowledging the reset between 400 and 40000 clock cycles after T0. Freescale Semiconductor Figure 54 1/Sfreq Sfall Srise Figure 72. SIM Clock Timing Diagram ...

Page 86

... Figure 74. Active-Low-Reset Card Reset Sequence 86 response 400 clock cycles < Figure 3 T1 400 clock cycles < 400000 clock cycles < MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 < 200 clock cycles 1 < 40000 clock cycles 2 74): response 2 3 < 200 clock cycles 1 < 40000 clock cycles 2 3 Freescale Semiconductor ...

Page 87

... Table 55. Timing Requirements for Power Down Sequence Num Description 1 SIM reset to SIM clock stop 2 SIM reset to SIM TX data low 3 SIM reset to SIM Voltage Enable Low 4 SIM Presence Detect to SIM reset Low Freescale Semiconductor Figure 75 Srst2clk Srst2dat Srst2ven Symbol S rst2clk S rst2dat S rst2ven ...

Page 88

... Figure 76. Test Clock Input Timing Diagram SJ4 Input Data Valid SJ6 Output Data Valid SJ7 SJ6 Output Data Valid MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Figure 76 depicts the SJC test clock Figure 78 depicts the SJC test access port, SJ2 VM SJ3 VIH SJ5 Freescale Semiconductor ...

Page 89

... TCK low to output data valid SJ7 TCK low to output high impedance SJ8 TMS, TDI data set-up time SJ9 TMS, TDI data hold time SJ10 TCK low to TDO data valid Freescale Semiconductor SJ8 Input Data Valid SJ10 Output Data Valid SJ11 SJ10 Output Data Valid SJ13 Figure 79 ...

Page 90

... Data (for example, during AC97 mode of operation). 4.3.22.1 SSI Transmitter Timing with Internal Clock Figure 80 depicts the SSI transmitter timing with internal clock, and 90 Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 All Frequencies Unit Min Max — 100 — — ns Table 57 lists the timing parameters. Freescale Semiconductor ...

Page 91

... SS2 DAM1_T_CLK (Output) SS6 DAM1_T_FS (bl) (Output) DAM1_T_FS (wl) (Output) DAM1_TXD (Output) DAM1_RXD (Input) Note: SRXD Input in Synchronous mode only Figure 80. SSI Transmitter with Internal Clock Timing Diagram Freescale Semiconductor SS1 SS5 SS4 SS8 SS6 SS10 SS16 SS43 SS42 SS1 SS5 SS4 SS8 ...

Page 92

... Loading 92 Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Min Max Unit 81.4 — ns 36.0 — ns — 36.0 — ns — — 15.0 ns — 15.0 ns — 15.0 ns — 15.0 ns — — — 15.0 ns — 15.0 ns — 15.0 ns — 10.0 — — ns — Freescale Semiconductor ...

Page 93

... SS48 AD1_RXC (Output) SS2 DAM1_T_CLK (Output) DAM1_T_FS (bl) (Output) DAM1_T_FS (wl) (Output) DAM1_RXD (Input) SS48 DAM1_R_CLK (Output) Figure 81. SSI Receiver with Internal Clock Timing Diagram Freescale Semiconductor SS1 SS5 SS4 SS9 SS11 SS20 SS51 SS47 SS50 SS1 SS5 SS4 SS9 SS7 SS11 SS20 ...

Page 94

... SS51 Oversampling clock fall time 94 Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Min Max Unit 81.4 — ns 36.0 — ns — 36.0 — ns — — 15.0 ns — 15.0 ns — 15.0 ns — 15.0 ns 10.0 — — ns 15.04 — — ns — — ns — Freescale Semiconductor ...

Page 95

... SS23 DAM1_T_CLK (Input) SS27 DAM1_T_FS (bl) (Input) DAM1_T_FS (wl) (Input) DAM1_TXD (Output) DAM1_RXD (Input) Note: SRXD Input in Synchronous mode only Figure 82. SSI Transmitter with External Clock Timing Diagram Freescale Semiconductor SS22 SS25 SS26 SS29 SS31 SS37 SS44 SS22 SS26 SS25 SS29 SS31 SS37 SS44 MCIMX31C/MCIMX31LC Technical Data, Rev ...

Page 96

... Parameter MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Min Max Unit 81.4 — ns 36.0 — ns — 6.0 ns 36.0 — ns — 6.0 ns –10.0 15.0 ns 10.0 — ns –10.0 15.0 ns 10.0 — ns — 15.0 ns — 15.0 ns — 15.0 ns 10.0 — ns 2.0 — ns — 6.0 ns Freescale Semiconductor ...

Page 97

... ID External Clock Operation SS22 (Tx/Rx) CK clock period SS23 (Tx/Rx) CK clock high period SS24 (Tx/Rx) CK clock rise time SS25 (Tx/Rx) CK clock low period SS26 (Tx/Rx) CK clock fall time Freescale Semiconductor SS22 SS26 SS25 SS30 SS32 SS35 SS40 SS22 SS26 SS25 SS30 SS32 ...

Page 98

... Timing parameters are given as viewed by transceiver side. 98 Parameter Table 61 lists the timing parameters MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Min Max Unit –10.0 15.0 ns 10.0 — ns –10.0 15.0 ns 10.0 — ns — 6.0 ns — 6.0 ns 10.0 — ns 2.0 — ns Figure Symbol Min Max — — — Freescale Semiconductor Units ...

Page 99

... Package Information and Pinout This section includes the contact assignment information and mechanical package drawing for the MCIMX31C. Freescale Semiconductor MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Package Information and Pinout 99 ...

Page 100

... This section contains the outline drawing, signal assignment map, and MAPBGA ground/power ID by ball grid location for the 473 mm, 0.8 mm pitch package. 5.1.1 Production Package Outline Drawing– 0.8 mm Figure 85. Production Package: Case 1931—0.8 mm Pitch 100 MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Freescale Semiconductor ...

Page 101

MAPBGA Signal Assignment–19 × 0.8 mm 5.1 CSPI2_ USBOTG_ USBOTG USBOTG A GND GND GND SS1 DATA6 _DATA2 _DIR CSPI2_ CSPI2_ USBOTG_ USBOTG_ B GND GND STXD4 MISO SCLK DATA5 NXT ...

Page 102

... H13, J14, L15, M15, N9, N15, P9, P15, R10, R11, R13, R14 QVCC1 J8, J9, J10, K9 QVCC4 L9, M7, M8, N8 SGND U13 SVCC U12 UVCC P18 UGND P17 102 0.8 mm Table 64 on page 103 shows the device connection list for signals 0.8 mm Ball Location MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3 Table 63 on Freescale Semiconductor ...

Page 103

... A2 A20 A21 A22 A23 A24 A25 ATA_CS0 ATA_CS1 ATA_DIOR ATA_DIOW ATA_DMACK ATA_RESET BATT_LINE BCLK BOOT_MODE0 BOOT_MODE1 Freescale Semiconductor Table 63 BGA No Connects Signal Ball Location Ball Location Y6 AC5 V15 AB3 AA3 Y3 Y15 Y14 V14 Y13 V13 Y12 AB5 V12 Y11 V11 Y10 ...

Page 104

... KEY_ROW2 C13 KEY_ROW3 A14 KEY_ROW4 F12 KEY_ROW5 D13 KEY_ROW6 B14 KEY_ROW7 C14 L2PG See VPG1 LBA V17 LCS0 M22 LCS1 N23 LD0 R23 LD1 R22 LD10 U22 LD11 R18 LD12 U20 LD13 V23 LD14 V22 LD15 V21 LD16 V20 Freescale Semiconductor ...

Page 105

... PC_BVD2 PC_CD1 PC_CD2 PC_POE PC_PWRON PC_READY PC_RST PC_RW PC_VS1 PC_VS2 PC_WAIT POR POWER_FAIL PWMO RAS READ RESET_IN RI_DCE1 RI_DTE1 RTCK RTS1 RTS2 RW Freescale Semiconductor Ball Location W21 Y21 M23 C19 G17 B20 T20 R17 U23 U18 T17 Y2 See VPG0 T18 P22 ...

Page 106

... TDI TDO TMS 6 Product Documentation This Data Sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.freescale.com. • MCIMX31 Product Brief (order number MCIMX31PB) • MCIMX31 Reference Manual (order number MCIMX31RM) 106 Ball Location ...

Page 107

... Information," on page 3 Freescale Semiconductor Operating Junction Temperature Range Max: changed from 100 to 105. Added new part numbers MCIMX31CVMN4D and MCIMX31LCVMN4D. Added new section describing differences between silicon revisions. Added new part numbers MCIMX31CJMN4C and MCIMX31LCJMN4D and a footnote. Added new part number MCIMX31CJMN4D. ...

Page 108

... Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use ...