PALCE16V8-10PC

Manufacturer Part NumberPALCE16V8-10PC
ManufacturerCypress Semiconductor Corp
PALCE16V8-10PC datasheet
 


Specifications of PALCE16V8-10PC

Lead Free Status / RoHS StatusNot Compliant  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
Page 1/13

Download datasheet (301Kb)Embed
Next
Features
• Active pull-up on data input pins
• Low power version (16V8L)
— 55 mA max. commercial (10, 15, 25 ns)
— 65 mA max. industrial (10, 15, 25 ns)
— 65 mA military (15 and 25 ns)
• Standard version has low power
— 90 mA max. commercial (10, 15, 25 ns)
— 115 mA max. commercial (7 ns)
— 130 mA max. military/industrial (10, 15, 25 ns)
• CMOS Flash technology for electrical erasability and
reprogrammability
• PCI-compliant
• User-programmable macrocell
— Output polarity control
— Individually selectable for registered or combina-
torial operation
Logic Block Diagram (PDIP/CDIP)
GND
I
8
10
9
8
Macrocell
11
12
OE/I
I/O
9
0
Pin Configurations
Cypress Semiconductor Corporation
Document #: 38-03025 Rev. *A
USE ULTRA37000™ FOR
ALL NEW DESIGNS
Flash-Erasable Reprogrammable
• Up to 16 input terms and eight outputs
• 7.5 ns com’l version
5 ns t
CO
5 ns t
S
7.5 ns t
125-MHz state machine
• 10 ns military/industrial versions
7 ns t
CO
10 ns t
10 ns t
62-MHz state machine
• High reliability
— Proven Flash technology
— 100% programming and functional testing
Functional Description
The Cypress PALCE16V8 is a CMOS Flash Electrical
Erasable second-generation programmable array logic
device. It is implemented with the familiar sum-of-product
(AND-OR) logic structure and the programmable macrocell.
I
I
I
I
7
6
5
4
8
7
6
5
PROGRAMMABLE
AND ARRAY
(64 x 32)
8
8
8
8
Macrocell
Macrocell
Macrocell
Macrocell
13
14
15
16
I/O
I/O
I/O
I/O
1
2
3
4
DIP
Top View
1
20
CLK/I
V
0
CC
2
19
I
I/O
1
7
3
18
I
I/O
2
6
4
17
I
I/O
3
5
5
16
I/O
I
4
4
6
15
I/O
I
3
5
7
14
I/O
I
2
6
13
I
8
I/O
7
1
9
I
12
I/O
8
0
10
11
GND
OE/I
9
3901 North First Street
PALCE16V8
®
CMOS PAL
PD
S
PD
I
I
I
CLK/I
3
2
1
4
3
2
1
8
8
8
Macrocell
Macrocell
Macrocell
17
18
19
20
I/O
I/O
I/O
V
5
6
7
CC
PLCC/LCC
Top View
3 2 1
20
19
I
4
18
I/O
3
6
I
5
17
I/O
4
5
I
I/O
6
16
5
4
I
7
15
I/O
6
3
I
8
14
I/O
7
2
9 10111213
,
San Jose
CA 95134
408-943-2600
Revised April 22, 2004
Device
0

PALCE16V8-10PC Summary of contents

  • Page 1

    ... High reliability — Proven Flash technology — 100% programming and functional testing Functional Description The Cypress PALCE16V8 is a CMOS Flash Electrical Erasable second-generation programmable array logic device implemented with the familiar sum-of-product (AND-OR) logic structure and the programmable macrocell. I ...

  • Page 2

    ... AND array. The first product term in a macrocell can be used either as an internal output enable control data product term. There are a total of 18 architecture bits in the PALCE16V8 macrocell; two are global bits that apply to all macrocells and 16 that apply locally, two bits per macrocell. The architecture bits determine whether the macrocell functions as a register or combinatorial with inverting or noninverting output ...

  • Page 3

    ... Macrocell Document #: 38-03025 Rev. *A USE ULTRA37000™ FOR ALL NEW DESIGNS CL0 CLK CL1 x CG for pin for pin 12 and 19 0 PALCE16V8 To Adjacent 1 1 Macrocell From 0 X Adjacent Pin CL0 x I/O x Page ...

  • Page 4

    ... IL IH 10, 15 Output Open, 15L, 25L MHz (counter) 10, 15 15L, 25L ns 15L, 25L ns Test Conditions MHz 2. MHz OUT Test Conditions Normal Programming Conditions PALCE16V8 Ambient Temperature V CC ° ° 5V ± +75 C ° ° 5V ±10% – +125 C ° ° 5V ±10% –40 ...

  • Page 5

    ... Min. Max. Min. Max. Min 7 14.5 OL internal (1 measured (see Note 7 above) minus t MAX MAX3 PALCE16V8 90% 10% < TEST POINT Military R R Measured Output Value 1 2 390Ω 750Ω H · · 16V8-10 16V8-15 16V8-25 Max. Min. Max. Min 7.5 ...

  • Page 6

    ... Min. Max. Min. Max 143 100 [7, 11] 166 125 [7, 12] 166 125 [7] 16V8-10 Min. Max. 3 [8, 9] [7] [7, 10] [ [ 62.5 [7, 13 [7, 14] [7] 1 PALCE16V8 [2] 16V8-10 16V8-15 16V8-25 Min. Max. Min. Max. Min 45 62.5 41 16V8-15 16V8-25 Min. Max. Min ...

  • Page 7

    ... INPUTS, I/O, REGISTERED FEEDBACK REGISTERED OUTPUTS COMBINATORIAL OUTPUTS Power-Up Reset Waveform 10% POWER SUPPLY VOLTAGE REGISTERED ACTIVE LOW OUTPUTS CLOCK Document #: 38-03025 Rev. *A USE ULTRA37000™ FOR ALL NEW DESIGNS 90 MAX = 1 µ PALCE16V8 ] [10 [10 PXZ ER EA PZX [10] [10 PXZ ER EA PZX Page ...

  • Page 8

    ... Functional Logic Diagram for PALCE16V8 PIN NUMBERS PRODUCT LINE FIRST CELL NUMBERS 128 160 192 224 2 256 288 320 352 384 416 448 480 3 512 544 576 608 640 672 704 736 4 768 800 832 864 896 928 960 992 5 1024 ...

  • Page 9

    ... Ordering Information (mA) (ns) (ns) (ns) Ordering Code 115 PALCE16V8-5JC 115 7 PALCE16V8-7JC PALCE16V8-7PC 90 10 7.5 7 PALCE16V8-10JC PALCE16V8-10PC 130 10 7.5 7 PALCE16V8-10JI PALCE16V8-10PI 130 PALCE16V8-10DMB PALCE16V8-10LMB PALCE16V8-15JC PALCE16V8-15PC 130 PALCE16V8-15PI PALCE16V8-15DMB PALCE16V8-15LMB PALCE16V8-25JC PALCE16V8-25PC 130 PALCE16V8-25JI PALCE16V8-25DMB PALCE16V8-25LMB 55 10 7.5 7 PALCE16V8L-10JC PALCE16V8L-10PC PALCE16V8L-10JI PALCE16V8L-10PI 55 15 ...

  • Page 10

    ... MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter Package Diagrams Document #: 38-03025 Rev. *A USE ULTRA37000™ FOR ALL NEW DESIGNS Switching Characteristics Parameter t PD Subgroups 20-Lead (300-Mil) CerDIP D6 MIL-STD-1835 D-8 Config. A PALCE16V8 Subgroups 10, 11 51-80029-** Page ...

  • Page 11

    ... Package Diagrams (continued) Document #: 38-03025 Rev. *A USE ULTRA37000™ FOR ALL NEW DESIGNS 20-Lead Plastic Leaded Chip Carrier J61 20-Square Leadless Chip Carrier L61 PALCE16V8 51-85000-*A 51-80049-** Page ...

  • Page 12

    ... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. USE ULTRA37000™ FOR ALL NEW DESIGNS 20-Lead (300-Mil) Molded DIP P5 PALCE16V8 51-85011-*A Page ...

  • Page 13

    ... Document History Page Document Title: PALCE16V8 Flash Erasable Reprogrammable CMOS PAL Document Number: 38-03025 REV. ECN NO. Issue Date ** 106370 07/11/01 *A 213375 See ECN Document #: 38-03025 Rev. *A USE ULTRA37000™ FOR ALL NEW DESIGNS Orig. of Change SZV Change from Spec Number: 38-00364 to 38-03025 FSG Added note to title page: “ ...