IDTCV110NPVG8 IDT, Integrated Device Technology Inc, IDTCV110NPVG8 Datasheet

no-image

IDTCV110NPVG8

Manufacturer Part Number
IDTCV110NPVG8
Description
IC FLEXPC CLK PROGR P4 56-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
FlexPC™r
Type
PC Clockr
Datasheet

Specifications of IDTCV110NPVG8

Input
Crystal
Output
Clock
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Frequency-max
400MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
CV110NPVG8

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDTCV110NPVG8
Manufacturer:
IDT
Quantity:
20 000
FEATURES:
• One high precision PLL for CPU, SSC, and N programming
• One high precision PLL for SRC/PCI/SATA, SSC, and N
• One high precision PLL for 96MHz/48MHz
• Band-gap circuit for differential outputs
• Support spread spectrum modulation, down spread 0.5%
• Support SMBus block read/write, index read/write
• Selectable output strength for REF
• Allows for CPU frequency to change to a higher frequency for
• Available in SSOP package
OUTPUTS:
• 2*0.7V current –mode differential CPU CLK pair
• 6*0.7V current –mode differential SRC CLK pair, one dedicated
• One CPU_ITP/SRC selectable CLK pair
• 9*PCI, 3 free running, 33.3MHz
• 1*96MHz, 1*48MHz
• 1*REF
FUNCTIONAL BLOCK DIAGRAM
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
© 2005 Integrated Device Technology, Inc.
IDTCV110N
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
programming
maximum system computing power
for SATA
V
TT_PWRGD
FSA.B.C
SDATA
SCLK
#/PD
X1
X2
Controller
Osc Amp
SM Bus
Control
XTAL
Logic
PROGRAMMABLE FLEXPC
CLOCK FOR P4 PROCESSOR
N Programmable
N Programmable
PLL3
PLL1
SSC
PLL2
SSC
1
DESCRIPTION:
The CPU output buffer is designed to support up to 400MHz processor. This
chip has three PLLs inside for CPU/SRC/PCI, SATA, and 48MHz/DOT96 IO
clocks. One dedicated PLL for Serial ATA clock provides high accuracy
frequency. This device also implements Band-gap referenced I
the impact of V
system performance.
which allows for isolated changes instead of affecting other clock groups.
KEY SPECIFICATIONS:
• CPU/SRC CLK cycle to cycle jitter < 85ps
• SATA CLK cycle to cycle jitter < 85ps
• PCI CLK cycle to cycle jitter < 250ps
IDTCV110N is a 56 pin clock device, compliant with Intel CK410 specifications.
Each CPU/SRC/PCI, SATA clock has its own Spread Spectrum selection,
48MHz/96MHz
Output Buffers
Output Buffer
Output BUffer
Stop Logic
Stop Logic
SRC CLK
CPU CLK
DD
I
I
variation on differential outputs, which can provide more robust
REF
REF
ITP_EN
COMMERCIAL TEMPERATURE RANGE
CPU_ITP/SRC7
PCI[5:0], PCIF[2:0]
SRC[6:1]
CPU[1:0]
REF
48MHz
DOT96
IDTCV110N
MAY 2005
REF
DSC-6755/3
to reduce

Related parts for IDTCV110NPVG8

IDTCV110NPVG8 Summary of contents

Page 1

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR FEATURES: • One high precision PLL for CPU, SSC, and N programming • One high precision PLL for SRC/PCI/SATA, SSC, and N programming • One high precision PLL for 96MHz/48MHz • Band-gap circuit ...

Page 2

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PIN CONFIGURATION V _PCI _PCI PCI3 4 PCI4 5 PCI5 V _PCI _PCI 7 DD PCIF /ITP PCIF1 9 1 ...

Page 3

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PIN DESCRIPTION Pin Number Name 1 V _PCI _PCI SS 3 PCI3 4 PCI4 5 PCI5 6 V _PCI _PCI DD 8 PCIF0/ITP_EN 9 PCIF1 10 PCIF2 ...

Page 4

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PIN DESCRIPTION (CONT.) Pin Number Name 43 CPU0# 44 CPU0 45 V _CPU SS 46 SCL 47 SDA 48 V _REF DD 49 XTAL_OUT 50 XTAL_IN 51 V _REF SS 52 REF 53 ...

Page 5

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR CONTROL REGISTERS N PROGRAMMING PROCEDURE Use Index byte write. • For N programming, the user only needs to access Byte17, Byte 25, and Byte8. • 1. Write Byte17 for CPU PLL N, CPU ...

Page 6

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR BYTE 0 Bit Output(s) Affected 0 Reserve 1 SRC1, SRC1# 2 SRC2, SRC2# 3 SRC3, SRC3# 4 SRC4, SRC4# 5 SRC5, SRC5# 6 SRC6, SRC6# 7 CPU2, CPU2#/ SRC7, SRC7# BYTE 1 Bit ...

Page 7

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR BYTE 3 Bit Output(s) Affected 0 Reserve 1 SRC1 2 SRC2 3 SRC3 4 SRC4 5 SRC5 6 SRC6 7 SRC7 BYTE 4 Bit Output(s) Affected 0 Reserve 1 Reserve 2 Reserve 3 ...

Page 8

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR BYTE 6 Bit Output(s) Affected 0 CPU[2:0] 1 CPU[2:0] 2 CPU[2:0] 3 PCI, SRC 4 REF 5 Reserve 6 7 CPU, SRC, PCI PCIF, REF, USB48, DOT96 BYTE 7 Bit Output(s) Affected 0 ...

Page 9

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR BYTE 9 Bit Output(s) Affected 0 SRC SMC0 1 SRC SMC1 2 SRC SMC2 3 Reserve 4 CPU SMC0 5 CPU SMC1 6 CPU SMC2 7 BYTES 10-16: OUTPUT WAVEFORM ADJUSTMENT. DON'T WRITE ...

Page 10

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR APPLICATION NOTE Bits 111 011 001 000 Byte 18, bit[2:0] controls PCIF[2:0] strength. Byte 26, bit[2:0] controls PCI[5:0] strength. Byte 27, Byte 28 controls the magnitude of the SRC spread. Byte 30, Byte ...

Page 11

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR ELECTRICAL CHARACTERISTICS - CPU, SRC, AND DOT96 0.7 CURRENT MODE DIFFERENTIAL PAIR (1) Following Conditions Apply Unless Otherwise Specified: Operating Condition 0°C to +70°C, Supply Voltage Symbol Parameter Z ...

Page 12

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR ELECTRICAL CHARACTERISTICS - CPU, SRC, AND DOT96 0.7 CURRENT MODE DIFFERENTIAL PAIR, CONTINUED Following Conditions Apply Unless Otherwise Specified: Operating Condition 0°C to +70°C, Supply Voltage Symbol Parameter (2) ...

Page 13

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR ELECTRICAL CHARACTERISTICS, 48MHZ, USB Following Conditions Apply Unless Otherwise Specified: Operating Condition 0°C to +70°C, Supply Voltage Symbol Parameter (1,2) ppm Static Error (2) T Clock Period PERIOD V ...

Page 14

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PCI STOP FUNCTIONALITY If PCIF (2:0) and SRC clocks are set to be free-running through SMBus programming, they will ignore the PCI_STOP register bit. PCI_STOP CPU CPU# (Byte 6 bit 3) 1 Normal ...

Page 15

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PD DE-ASSERTION The time from the de-assertion until power supply ramps to get stable clocks will be less than 1.8ms. If the drive mode control bit for PD tristate is ...

Page 16

IDTCV110N PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR ORDERING INFORMATION IDTCV XXX XX Device Type Package CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Grade Blank Commercial Temperature Range (0°C to +70°C) PV Small Shrink Outline Package ...

Related keywords