ICS95V857CGLF IDT, Integrated Device Technology Inc, ICS95V857CGLF Datasheet - Page 3

• Manufacturer Part Number: ICS95V857CGLF
• Description: IC CLK DVR PLL 1:10 48TSSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: PLL Clock Driverr

Specifications of ICS95V857CGLF

• Input: Clock
• Output: SSTL-2
• Frequency - Max: 233MHz
• Voltage - Supply: 2.3 V ~ 2.7 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 48-TSSOP
• Frequency-max: 233MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 95V857CGLF

Pin Descriptions
This PLL Clock Buffer is designed for a V
The ICS95V857C is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT,
FB_OUTC). The clock outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT,
FB_INC), the 2.5-V LVCMOS input (PD#) and the Analog Power input (AV
applied, the receivers are disabled, the PLL is turned off and the differential clock outputs are tri-stated. When AV
is grounded, the PLL is turned off and bypassed for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will enter
a low power mode. An input frequency detection circuit on the differential inputs, independent from the input buffers,
will detect the low frequency condition and perform the same low power features as when the (PD#) input is low. When
the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on, the inputs and
outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input
clock pair (CLK_INC, CLK_INT).
The PLL to the ICS95V857C clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter, output differential clocks (CLKT[0:9], CLKC[0:9]). The
ICS95V857C is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
The ICS95V857C is characterized for operation from 0°C to 85°C, and will meet JEDEC Standard 82-1 and 82-1A Class
A+ for registered DDR clock drivers.
1190A—12/16/05
F
F
F
F
P
V
G
A
A
C
C
C
C
B
B
B
B
D
V
G
D
L
L
L
L
N
K
K
K
_
_
_
_
D
K
#
D
N
I P
D
O
O
N I
N I
C
_
_
( T
D
D
N I
N I
N
U
U
(
T
C
: 9
: 9
T
T
C
T
N
) 0
) 0
C
T
A
M
E
T
P
P
P
P
O
O
O
O
Y
W
W
W
W
I
I
I
I
I
U
U
U
U
N
N
N
N
N
P
T
T
T
T
R
R
R
R
E
P
F
P
G
A
A
T "
"
"
T "
"
s
o t
T "
t a
T "
y s
"
f
r o
C
C
C
C
w
o
B
o
n
n
o r
u r
u r
u r
u r
n
o
o
o
o
w
h t
w
c t i
F
a
a
_
y s
m
m
m
c
m
u
" e
e
" e
" e
B
N I
r e
o l
o l
r e
e
h
h
" "
n
p
p
p
_
p
n
o r
g
g
e
T
d
s
e r
F
e l
e l
e l
N I
e l
s
C
c
D
s
a
u
e
n
h
p
g
F
o
m
m
m
m
o l
e f
m
C
z i
p
t a
e
o r
o
o r
e
w
p
k c
e
e
e r
e
d
e
w
e
e
t a
n
. n
u
, y l
t n
t n
t n
b
t n
h t
d
r e
n
z i
f
n
o i
a
b
e r
f o
r a
r a
r a
r a
c
e
L
d
t a
DD
k c
2
a
n
e
V
s
q
5 .
" y
" y
" y
s
k c
" y
o i
d
u
C
u
i w
c
a
n i
f i
of 2.5V, an AV
V
p
e
n
o l
M
m
c
e r
F
F
o
h t
e f
p
p
n
o l
e
e
k c
i w
O
e
u
, y l
e f
u
y c
e r
e
e
c
p t
C
, t
S
f
h t
e r
d
d
s k
n i
e r
t n
L
u
2
a
b
r p
b
n i
K
n
, t
5 .
p
C
a
q
s
a
l a i
f o
c
v o
p
t u
_
u
k c
k c
L
d
h t
V
e
N I
t u
e
K
e
d
d i
p
D
e
n
c
o
d
n i
_
f i
T
a
e
o l
y c
E
c i
e f
u
C
N I
r i
p
s
o t
k c
p t
S
3
a
L
u
e r
C
o
a
e f
C
e t
. K
, t
u
DD
i l e
u
s
t n
n i
, t
e
R
d
o t
r p
p t
h t
d
T
l a i
p
m
d
P I
f
b
of 2.5V and differential data input and output levels.
v o
u
h
t u
r o
i l e
e
e
n i
a
s i
s t
p
I T
d
C
k c
d i
m
a
x e
a
c i
o
e t
L
O
e
r i
n i
a
u
. K
e t
s
s
N
e t
p t
a
o
g i
p
n r
s
u
e t
h
d
T
t u
n
g i
p t
a
l a
h
l a
f
p
s
n
r o
u
s i
m
h
e
l a
e f
DD
s t
o t
u
a
o
x e
e
e
t s
o t
s
u
h t
r r
). When input (PD#) is low while power is
d
e
e t
p t
b
r o
b
e
h t
e
n r
t u
a
e
r r
n i
e
c
l a
i w
. k
r o
m
e t
n i
e r
e f
u
t I
n r
e t
t s
d
e
n r
s
l a
d
w
o t
b
l a
b
P
c t i
e
a
L
P
c
i w
h
L
. k
L
e
ICS95V857C
e r
f
L
s
r o
t I
d
DD