ICS9DB403DFLF IDT, Integrated Device Technology Inc, ICS9DB403DFLF Datasheet

no-image

ICS9DB403DFLF

Manufacturer Part Number
ICS9DB403DFLF
Description
IC BUFFER 4OUTPUT DIFF 28-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Bufferr
Series
-r
Datasheet

Specifications of ICS9DB403DFLF

Input
HCSL
Output
HCSL, LVDS
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-SSOP
Frequency-max
400MHz
Number Of Elements
1
Supply Current
200mA
Pll Input Freq (min)
50MHz
Pll Input Freq (max)
110MHz
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
SSOP
Output Frequency Range
50 to 100MHz
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Commercial
Pin Count
28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
9DB403DFLF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS9DB403DFLF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS9DB403DFLFT
Manufacturer:
ICS
Quantity:
2 066
Part Number:
ICS9DB403DFLFT
Manufacturer:
ICS
Quantity:
20 000
Four Output Differential Buffer for PCIe Gen 1 and Gen 2
Description
The ICS9DB403 is compatible with the Intel DB400v2 Differential
Buffer Specification. This buffer provides 4 PCI-Express Gen2 clocks.
The ICS9DB403 is driven by a differential output pair from a
CK410B+, CK505 or CK509B main clock generator.
Output Features
Functional Block Diagram
Note: Polarities shown for OE_INV = 0.
IDT
TM
4 - 0.7V current-mode differential output pairs
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
50-100 MHz operation in PLL mode
50-400 MHz operation in Bypass mode
/ICS
TM
Four Output Differential Buffer for PCIe and Gen 1 and Gen 2
SRC_IN
SRC_IN#
PD
BYPASS#/PLL
SDATA
SCLK
OE(6,5,2,1)
-OE(6, 1)
2
4
CONTROL
LOGIC
COMPATIBLE
SPREAD
PLL
1
Features/Benefits
Key Specifications
Spread spectrum modulation tolerant, 0 to -0.5% down
spread and +/- 0.25% center spread.
Supports undriven differential outputs in PD# and
SRC_STOP# modes for power management.
Outputs cycle-cycle jitter < 50ps
Outputs skew: 50ps
Phase jitter: PCIe Gen1 < 86ps peak to peak
Phase jitter: PCIe Gen2 < 3.0/3.1ps rms
28-pin SSOP/TSSOP pacakge
Available in RoHS compliant packaging
Supports Commercial (0 to +70°C) and Industrial (-40 to
+85°C) temperature ranges
M
U
X
LOGIC
STOP
4
IREF
ICS9DB403D
DIF(6,5,2,1)
ICS9DB403D
DATASHEET
REV M 01/27/11

Related parts for ICS9DB403DFLF

ICS9DB403DFLF Summary of contents

Page 1

Four Output Differential Buffer for PCIe Gen 1 and Gen 2 Description The ICS9DB403 is compatible with the Intel DB400v2 Differential Buffer Specification. This buffer provides 4 PCI-Express Gen2 clocks. The ICS9DB403 is driven by a differential output pair from ...

Page 2

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Pin Configuration VDD 1 SRC_IN 2 SRC_IN# 3 GND 4 VDD 5 DIF_1 6 DIF_1# 7 OE_1 8 DIF_2 9 DIF_2# 10 VDD 11 BYPASS#/PLL 12 SCLK ...

Page 3

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Pin Decription When OE_INV = 0 PIN # PIN NAME PIN TYPE 1 VDD PWR 2 SRC_IN IN 3 SRC_IN GND PWR 5 VDD PWR ...

Page 4

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Pin Decription When OE_INV = 1 PIN # PIN NAME PIN TYPE 1 VDD PWR 2 SRC_IN IN 3 SRC_IN GND PWR 5 VDD PWR ...

Page 5

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Absolute Max Symbol Parameter VDD_A 3.3V Core Supply Voltage VDD_In 3.3V Logic Supply Voltage V Input Low Voltage IL V Input High Voltage IH Ts Storage Temperature ...

Page 6

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Electrical Characteristics - Input/Supply/Common Output Parameters T = Tambient for the desired operating range, Supply Voltage V A PARAMETER SYMBOL V Input High Voltage IHSE V Input ...

Page 7

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Electrical Characteristics - DIF 0.7V Current Mode Differential Pair T =Tambient 3.3 V +/-5 PARAMETER SYMBOL Current Source Output Zo Impedance Voltage ...

Page 8

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Clock Periods Differential Outputs with Spread Spectrum Enabled Measurement Window 1 Clock Symbol Lg- Absolute Short-term Period Average Definition Minimum Minimum Absolute Absolute Period Period DIF 100 ...

Page 9

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Common Recommendations for Differential Routing L1 length, route as non-coupled 50ohm trace L2 length, route as non-coupled 50ohm trace L3 length, route as non-coupled 50ohm trace Rs ...

Page 10

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Alternative Termination for LVDS and other Common Differential Signals (figure 3) Vdiff Vp-p Vcm 0.45v 0.22v 1.08 0.58 0.28 0.6 0.80 0.40 0.6 0.60 0.3 1.2 R1a ...

Page 11

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 General SMBus serial interface information for the ICS9DB403D How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address DC • ...

Page 12

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD) Byte 0 Pin # Name Bit 7 - PD_Mode Bit 6 - STOP_Mode Bit 5 - PD_Polarity Bit 4 ...

Page 13

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 SMBus Table: Vendor & Revision ID Register Byte 4 Pin # Name Bit 7 - RID3 Bit 6 - RID2 Bit 5 - RID1 Bit 4 - ...

Page 14

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 Note: Polarities in timing diagrams are shown OE_INV = 0. They are similar to OE_INV = 1. PD#, Power Down The PD# pin cleanly shuts off all ...

Page 15

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 SRC_STOP# The SRC_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this ...

Page 16

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 SRC_STOP_3 (SRC_Stop = Driven Tristate) SRC_Stop# PWRDWN# DIF (Free Running) DIF# (Free Running) DIF (Stoppable) DIF# (Stoppable) SRC_STOP_4 (SRC_Stop = Tristate Tristate) SRC_Stop# ...

Page 17

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 28-pin SSOP Package Dimensions 209 mil SSOP Four Output Differential Buffer for PCIe Gen 1 and Gen IDT /ICS 209 mil SSOP In Millimeters ...

Page 18

ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 28-pin TSSOP Package Dimensions INDEX INDEX AREA AREA aaa Ordering Information Part / Order ...

Page 19

ICS9DB403D Four Output Differential Buffer for PCIe Gen 1 and Gen 2 Revision History Rev. Issue Date Description 1. Updated electrical characteristics for final data sheet A 8/15/2006 2. Corrected references to 8 outputs (should 5/22/2007 Updated ...

Related keywords