ICS9EPRS525AGILFT IDT, Integrated Device Technology Inc, ICS9EPRS525AGILFT Datasheet

Page 1

CK505 for Embedded Intel Systems Recommended Application: 56-pin CK505 compatible clock, w/fully integrated Vreg and series resistors on differential outputs for embedded applications Output Features: • CPU differential low power push-pull pairs • SRC differential ...

Page 2

ICS9EPRS525 56-pin CK505 for Embedded Systems Pin Description PIN # PIN NAME TYPE 1 PCI0/CR#_A I/O 2 VDDPCI PWR 3 PCI1/CR#_B I/O 4 PCI2/TME I/O 5 PCI3/CFG0 I/O 6 PCI4/SRC5_EN I/O 7 PCI_F5/ITP_EN I/O 8 GNDPCI PWR 9 VDD48 PWR ...

Page 3

ICS9EPRS525 56-pin CK505 for Embedded Systems Pin Description (continued) PIN # PIN NAME TYPE 25 SRCC3_LRS/CR#_D I/O 26 VDDSRCIO PWR 27 SRCT4_LRS OUT 28 SRCC4_LRS OUT 29 CPU_STOP#/SRCC5_LRS I/O 30 PCI_STOP#/SRCT5_LRS I/O 31 VDDSRC PWR 32 SRCC6_LRS OUT 33 SRCT6_LRS ...

Page 4

ICS9EPRS525 56-pin CK505 for Embedded Systems General Description ICS9EPRS525 is compliant Intel CK505 Yellow Cover specification. This clock synthesizer provides a single chip solution for Intel desktop chipsets. ICS9EPRS525 is driven with a 14.318MHz crystal. It also provides a tight ...

Page 5

ICS9EPRS525 56-pin CK505 for Embedded Systems Absolute Maximum Ratings - DC Parameters PARAMETER Maximum Supply Voltage Maximum Supply Voltage Maximum Input Voltage Minimum Input Voltage Storage Temperature Input ESD protection 1 Guaranteed by design and characterization, not 100% tested in ...

Page 6

ICS9EPRS525 56-pin CK505 for Embedded Systems NOTES on Input/Supply/Common Output DC Parameters: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production). 1 Signal is required to be monotonic in this region. 2 input leakage current does ...

Page 7

ICS9EPRS525 56-pin CK505 for Embedded Systems Differential Clock Tolerances CPU PPM tolerance 100 Cycle to Cycle Jitter 85 Spread -0.50% Clock Periods - Differential Outputs with Spread Spectrum Disabled 1 Clock Center SSC OFF Freq. -c2c jitter MHz AbsPer Min ...

Page 8

ICS9EPRS525 56-pin CK505 for Embedded Systems Electrical Characteristics - PCICLK/PCICLK_F PARAMETER Long Accuracy Clock period Absolute min/max period Output High Voltage Output Low Voltage Output High Current Output Low Current Rising Edge Slew Rate Falling Edge Slew Rate Pin to ...

Page 9

ICS9EPRS525 56-pin CK505 for Embedded Systems Electrical Characteristics - REF-14.318MHz PARAMETER Long Accuracy Clock period Absolute min/max period CLK High Time CLK Low time Output High Voltage Output Low Voltage Output High Current Output Low Current Rising Edge Slew Rate ...

Page 10

ICS9EPRS525 56-pin CK505 for Embedded Systems Table 1: CPU Frequency Select Table CPU MHz B0b7 B0b6 B0b5 266. 133. ...

Page 11

ICS9EPRS525 56-pin CK505 for Embedded Systems Table 3: IO_Vout select table B9b2 B9b1 B9b0 IO_Vout 0.8V 1 ...

Page 12

ICS9EPRS525 56-pin CK505 for Embedded Systems PCI_STOP# Power Management SMBus OE Bit PCI_STOP# 1 Enable 0 Disable X CPU_STOP# Power Management SMBus OE Bit PCI_STOP# 1 Enable 0 Disable X CR# Power Management SMBus OE Bit CR# 1 Enable 0 ...

Page 13

ICS9EPRS525 56-pin CK505 for Embedded Systems General SMBus serial interface information for the ICS9EPRS525 How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock will acknowledge • Controller (host) ...

Page 14

ICS9EPRS525 56-pin CK505 for Embedded Systems Byte 0 FS Readback and PLL Selection Register Bit Pin Name 7 FSLC - 6 FSLB - 5 FSLA - 4 - iAMT_EN 3 Reserved 2 - SRC_Main_SEL 1 - SATA_SEL 0 - PD_Restore ...

Page 15

ICS9EPRS525 56-pin CK505 for Embedded Systems Byte 4 Output Enable and Spread Spectrum Disable Register Bit Pin Name 7 SRC3_OE 6 SATA/SRC2_OE 5 SRC1_OE 4 SRC0/DOT96_OE 3 CPU1_OE 2 CPU0_OE 1 PLL1_SSC_ON 0 PLL3_SSC_ON Byte 5 Clock Request Enable/Configuration Register ...

Page 16

ICS9EPRS525 56-pin CK505 for Embedded Systems Byte 8 Device ID and Output Enable Register Bit Pin Name 7 Device_ID3 6 Device_ID2 5 Device_ID1 4 Device_ID0 3 Reserved 2 Reserved 1 SE1_OE 0 SE2_OE Byte 9 Output Control Register Bit Pin ...

Page 17

ICS9EPRS525 56-pin CK505 for Embedded Systems Byte 12 Byte Count Register Bit Pin Name 7 Reserved 6 Reserved 5 BC5 4 BC4 3 BC3 2 BC2 1 BC1 0 BC0 Byte Reserved Byte 29 Slew Rate Control ...

Page 18

ICS9EPRS525 56-pin CK505 for Embedded Systems Test Clarification Table Comments Power-up w/ TEST_SEL = 1 to enter test mode Cycle power to disable test mode FSLC./TEST_SEL -->3-level latched input If power-up w/ V>2.0V then use TEST_SEL If power-up w/ V<2.0V ...

Page 19

ICS9EPRS525 56-pin CK505 for Embedded Systems N E1 INDEX INDEX AREA AREA Ordering Information Part/Order Number Shipping Packaging 9EPRS525AGLF Tubes 9EPRS525AGLFT Tape and Reel 9EPRS525AGILF Tubes 9EPRS525AGILFT Tape and Reel ...

Page 20

ICS9EPRS525 56-pin CK505 for Embedded Systems Revision History Rev. Issue Date Description 0.1 7/31/2009 Initial Release A 8/19/2009 Released to final. B 1/21/2010 Updated Power Groups table. TM This product is protected by United States Patent NO. 7,342,420 and other ...