IDT5T93GL02PGGI IDT, Integrated Device Technology Inc, IDT5T93GL02PGGI Datasheet

no-image

IDT5T93GL02PGGI

Manufacturer Part Number
IDT5T93GL02PGGI
Description
IC CLK BUFF/DVR MUX 1:2 20TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
TERABUFFER™ IIr
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet

Specifications of IDT5T93GL02PGGI

Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
Yes/Yes
Input
CML, eHSTL, HSTL, LVDS, LVEPECL, LVPECL, LVTTL
Output
LVDS
Frequency - Max
450MHz
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Frequency-max
450MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
5T93GL02PGGI
800-1986-5
IDT5T93GL02PGGI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5T93GL02PGGI
Manufacturer:
IDT
Quantity:
64
General Description
The IDT5T93GL02 2.5V differential clock buffer is a user-selectable
differential input to two LVDS outputs. The fanout from a differential
input to two LVDS outputs reduces loading on the preceding driver
and provides an efficient clock distribution network. The
IDT5T93GL02 can act as a translator from a differential HSTL,
eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to
LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be
used to translate to LVDS outputs. The redundant input capability
allows for a glitchless change-over from a primary clock source to a
secondary clock source up to 450MHz. Selectable inputs are
controlled by SEL. During the switchover, the output will disable low
for up to three clock cycles of the previously-selected input clock.
The outputs will remain low for up to three clock cycles of the
newly-selected clock, after which the outputs will start from the
newly-selected input. A FSEL pin has been implemented to control
the switchover in cases where a clock source is absent or is driven to
DC levels below the minimum specifications.
The IDT5T93GL02 outputs can be asynchronously
enabled/disabled. When disabled, the outputs will drive to the value
selected by the GL pin. Multiple power and grounds reduce noise.
Applications
IDT5T93GL02 REVISION B AUGUST 27, 2009
Clock distribution
2.5V LVDS, 1:2 Glitchless Clock Buffer
TERABUFFER™ II
1
Features
Guaranteed low skew: <50ps (maximum)
Very low duty cycle distortion: <100ps (maximum)
High speed propagation delay: <2.2ns (maximum)
Up to 450MHz operation
Selectable inputs
Hot insertable and over-voltage tolerant inputs
3.3V/2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL
(3.3V), CML or LVDS input interface
Selectable differential inputs to two LVDS outputs
Power-down mode
At power-up, FSEL should be LOW
2.5V V
-40°C to 85°C ambient operating temperature
Available in TSSOP package
DD
4.4mm x 6.5mm x 0.925mm package body
Pin Assignment
FSEL
GND
GND
SEL
20-Lead TSSOP
V
V
PD
Q1
Q1
DD
DD
G
G Package
Top View
©2009 Integrated Device Technology, Inc.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
IDT5T93GL02
A2
GND
Q2
Q2
V
A2
V
A1
A1
DD
DD
DATA SHEET

Related parts for IDT5T93GL02PGGI

IDT5T93GL02PGGI Summary of contents

Page 1

LVDS, 1:2 Glitchless Clock Buffer TERABUFFER™ II General Description The IDT5T93GL02 2.5V differential clock buffer is a user-selectable differential input to two LVDS outputs. The fanout from a differential input to two LVDS outputs reduces loading on the preceding ...

Page 2

IDT5T93GL02 Data Sheet Block Diagram SEL FSEL IDT5T93GL02 REVISION B AUGUST 27, 2009 2.5V LVDS 1:2 GLITCHLESS CLOCK BUFFER TERABUFFER™ II OUTPUT CONTROL OUTPUT CONTROL ©2009 Integrated Device Technology, Inc. ...

Page 3

IDT5T93GL02 Data Sheet Table 1. Pin Descriptions Name Type A[1:2] Input Adjustable A[1:2] Input Adjustable G Input LVTTL GL Input LVTTL Q[1:2] Output LVDS Q[1:2] Output LVDS SEL Input LVTTL PD Input LVTTL FSEL Input LVTTL V Power DD GND ...

Page 4

IDT5T93GL02 Data Sheet Function Tables Table 3A. Gate Control Output Table Control Output GL G Q[1: Toggling 0 1 LOW 1 0 Toggling 1 1 HIGH Table 3B. Input Selection Table Selection SEL pin 0 1 Absolute Maximum ...

Page 5

IDT5T93GL02 Data Sheet DC Electrical Characteristics Table 4A. LVDS Power Supply DC Characteristics Symbol Parameter Quiescent DDQ Power Supply Current Total Power I TOT V Supply Current DD Total Power Down I PD Supply Current NOTE 1: ...

Page 6

IDT5T93GL02 Data Sheet Table 4D. LVDS DC Characteristics Symbol Parameter Differential Output Voltage for the V OT(+) True Binary State Differential Output Voltage for the V OT(–) False Binary State Change in V Between Complementary ∆ Output States ...

Page 7

IDT5T93GL02 Data Sheet Table 5B. eHSTL AC Differential Input Characteristics, T Symbol Parameter (1) V Input Signal Swing DIF V Differential Input Signal Crossing Point X D Duty Cycle H V Input Timing Measurement Reference Level THI ...

Page 8

IDT5T93GL02 Data Sheet Table 5E. AC Differential Input Characteristics Symbol Parameter ( Differential Voltage DIF V Differential Input Cross Point Voltage X V Common Mode Input Voltage Range CM V Input Voltage IN NOTE 1.The output will not ...

Page 9

IDT5T93GL02 Data Sheet Differential AC Timing Waveforms Output Propagation and Skew Waveforms 1/ [1:2] [1:2] t PLH SK( NOTE 1: Pulse skew is calculated using the following expression ...

Page 10

IDT5T93GL02 Data Sheet Glitchless Output Operation with Switching Input Clock Selection SEL When SEL changes, the output clock goes LOW on the falling edge of the ...

Page 11

IDT5T93GL02 Data Sheet FSEL Operation for When Opposite Clock Dies 1. When the differential on the non-selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state. When this happens, the FSEL pin should be ...

Page 12

IDT5T93GL02 Data Sheet Power Down Timing NOTE recommended that outputs be disabled before entering power-down mode also recommended that the ...

Page 13

IDT5T93GL02 Data Sheet Test Circuits and Conditions Test Circuit for Differential Input V IN Pulse Generator V IN Table 6A. Differential Input Test Conditions Symbol V = 2.5V ± 0. Crossing of A and A THI IDT5T93GL02 REVISION ...

Page 14

IDT5T93GL02 Data Sheet Test Circuit for DC Outputs and Power Down Tests V A Pulse Generator D.U.T. A Test Circuit for Propagation, Skew, and Gate Enable/Disable Timing A Pulse Generator D.U.T. A Table 6B. Differential Input Test Conditions Symbol V ...

Page 15

IDT5T93GL02 Data Sheet Ordering Information Table 7. Ordering Information XX IDT XXXXX Package Device Type IDT5T93GL02 REVISION B AUGUST 27, 2009 X Process I PG PGG 5T93GL02 15 2.5V LVDS 1:2 GLITCHLESS CLOCK BUFFER TERABUFFER™ +85 ...

Page 16

IDT5T93GL02 Data Sheet Revision History Sheet Rev Table Page Description of Change T3A 4 Added Gate Control Output Table. B T3B 4 Added Input Selection Table. Converted datasheet format. IDT5T93GL02 REVISION B AUGUST 27, 2009 2.5V LVDS 1:2 GLITCHLESS CLOCK ...

Page 17

IDT5T93GL02 Data Sheet 6024 Silver Creek Valley Road Sales 800-345-7015 (inside USA) San Jose, California 95138 +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications ...

Related keywords