TC7109CPL Microchip Technology, TC7109CPL Datasheet - Page 6

IC ADC 12BIT HANDSHAKE 40DIP

TC7109CPL

Manufacturer Part Number
TC7109CPL
Description
IC ADC 12BIT HANDSHAKE 40DIP
Manufacturer
Microchip Technology
Datasheets

Specifications of TC7109CPL

Number Of Converters
1
Package / Case
40-DIP (0.600", 15.24mm)
Number Of Bits
12
Data Interface
Serial, Parallel
Voltage Supply Source
Dual ±
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Architecture
Dual Slope
Conversion Rate
0.01 KSPs
Resolution
12 bit
Input Type
Voltage
Maximum Power Dissipation
1230 mW
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
158-1059
158-1059

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TC7109CPL
Manufacturer:
MIC
Quantity:
1 897
Part Number:
TC7109CPL
Quantity:
38
Part Number:
TC7109CPL
Manufacturer:
MIC
Quantity:
100
Part Number:
TC7109CPL
Manufacturer:
RCA
Quantity:
13
Part Number:
TC7109CPL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TC7109/A
2.0
The descriptions of the pins are listed in Table 2-1.
DS21456C-page 6
TABLE 2-1:
(40-Pin PDIP)
Pin Number
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
1
2
3
4
5
6
7
8
9
PIN DESCRIPTIONS
BUFF OSC OUT Buffered Oscillator Output.
PIN FUNCTION TABLE
RUN/HOLD
OSC OUT
CE/LOAD
OSC SEL
REF OUT
STATUS
Symbol
OSC IN
MODE
HBEN
SEND
LBEN
TEST
GND
POL
B
B
OR
B
B
B
B
B
B
B
B
B
B
V-
12
10
11
9
8
7
6
5
4
3
2
1
Digital ground, 0V, ground return for all digital logic.
Output HIGH during integrate and de-integrate until data is latched. Output LOW when
analog section is in auto-zero or zero integrator configuration.
Polarity – High for positive input.
Over Range – High if over ranged (Three-State Data bit).
Bit 12 (Most Significant bit) (Three-State Data bit).
Bit 11 (Three-State Data bit).
Bit 10 (Three-State Data bit).
Bit 9 (Three-State Data bit).
Bit 8 (Three-State Data bit).
Bit 7 (Three-State Data bit).
Bit 6 (Three-State Data bit).
Bit 5 (Three-State Data bit).
Bit 4 (Three-State Data bit).
Bit 3 (Three-State Data bit).
Bit 2 (Three-State Data bit).
Bit 1 (Least Significant bit) (Three-State Data bit).
Input High – Normal operation. Input LOW – Forces all bit outputs HIGH.
Note: This input is used for test purposes only.
Low Byte Enable – with MODE (Pin 21) LOW, and CE/LOAD (Pin 20) LOW, taking this pin
LOW activates low order byte outputs, B
low byte flag output used in Handshake mode. (See Figure 3-7, Figure , and Figure 3-9.)
High Byte Enable – with MODE (Pin 21) LOW, and CE/LOAD (Pin 20) LOW, taking this pin
LOW activates high order byte outputs, B
pin serves as high byte flag output used in Handshake mode. See Figures 3-7, 3-8, and 3-9.
Chip Enable/Load – with MODE (Pin 21) LOW, CE/LOAD serves as a master output enable.
When HIGH, B
strobe is used in handshake mode. (See Figure 3-7, Figure , and Figure 3-9.)
Input LOW – Direct Output mode where CE/LOAD (Pin 20), HBEN (Pin 19), and LBEN (Pin
18) act as inputs directly controlling byte outputs. Input Pulsed HIGH - Causes immediate
entry into Handshake mode and output of data as in Figure 3-9.
Input HIGH – enables CE/LOAD (Pin 20), HBEN (Pin 19), and LBEN (Pin 18) as outputs,
Handshake mode will be entered and data output as in Figure 3-7 and Figure 3-9
at conversions completion.
Oscillator Input.
Oscillator Output.
Oscillator Select – Input HIGH configures OSC IN, OSC OUT, BUFF OSC OUT as RC
oscillator – clock will be same phase and duty cycle as BUFF OSC OUT. Input LOW
configures OSC IN, OSC OUT for crystal oscillator - clock frequency will be 1/58 of frequency
at BUFF OSC OUT.
Input HIGH – Conversions continuously performed every 8192 clock pulses.
Input LOW – Conversion in progress completed; converter will stop in auto-zero seven
counts before integrate.
Input - Used in Handshake mode to indicate ability of an external device to accept data.
Connect to V+ if not used.
Analog Negative Supply – Nominally -5V with respect to GND (Pin 1).
Reference Voltage Output – Nominally 2.8V down from V+ (Pin 40).
1
–B
12
, POL, OR outputs are disabled. When MODE (Pin 21) is HIGH, a load
Description
1
9
–B
–B
8
12
. With MODE (Pin 21) HIGH, this pin serves as
, POL, OR. With MODE (Pin 21) HIGH, this
© 2006 Microchip Technology Inc.

Related parts for TC7109CPL