AD7895BR-2 Analog Devices Inc, AD7895BR-2 Datasheet - Page 8

• Manufacturer Part Number: AD7895BR-2
• Description: IC ADC 12BIT SRL 5V 8-SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD7895BR-2

• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Sampling Rate (per Second): 192k
• Data Interface: Serial
• Number Of Converters: 1
• Power Dissipation (max): 20mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)

AD7895
than the 9.8 s shown in diagram from the rising edge of
CONVST. This is because the Track/Hold amplifier goes into
its hold mode on the falling edge of CONVST, and the conver-
sion will not be complete for a further 3.8 s. In this case, the
BUSY will be the best indicator for when the conversion is
complete. Even though the part is in sleep mode, data can still
be read from the part. The read operation consists of 16 clock
cycles as in Mode 1 Operation. For the fastest serial clock of
15 MHz, the read operation will take 1.1 s and this must be
complete at least 300 ns before the falling edge of the next
CONVST to allow the Track/Hold amplifier to have enough
time to settle. This mode is very useful when the part is convert-
ing at a slow rate as the power consumption will be significantly
reduced from that of Mode 1 Operation.
Serial Interface
The serial interface to the AD7895 consists of just three wires: a
serial clock input (SCLK), the serial data output (SDATA) and
a conversion status output (BUSY). This allows for an easy-to-
use interface to most microcontrollers, DSP processors and shift
registers.
Figure 5 shows the timing diagram for the read operation to the
AD7895. The serial clock input (SCLK) provides the clock
source for the serial interface. Serial data is clocked out from the
SDATA line on the falling edge of this clock and is valid on
both the rising and falling edges of SCLK. The advantage of
having the data valid on both the rising and falling edges of the
SCLK is that it gives the user greater flexibility in interfacing to
the part and allows a wider range of microprocessor and micro-
controller interfaces to be accommodated. This also explains the
two timing figures, t
The time t
SCLK that the next data bit becomes valid, whereas the time t
specifies how long after the falling edge of the SCLK that the
current data bit is valid for. The first leading zero is clocked out
on the first rising edge of SCLK. Note that the first zero will be
4
specifies how long after the falling edge of the
CONVST
4
SCLK
BUSY
and t
Figure 4. Mode 2 Timing Diagram Where Automatic Sleep Function Is Initiated
DOUT (O/P)
SCLK (I/P)
5,
that are quoted on the diagram.
WAKES
PART
UP
t
1
3-STATE
CONVERSION
TRACK/HOLD
IS INITIATED
GOES INTO
HOLD
t
CONVERT
t
2
=
t
3
1
= 35ns MIN,
= 9.8µs
Figure 5. Data Read Operation
4 LEADING ZEROS
CONVERSION
9.8µs LATER
t
2
2
ENDS
t
4
t
= 60ns MAX,
3
3
5
t
–8–
4
t
SERIAL READ
5
OPERATION
4
= 10ns MIN,
valid on the first falling edge of SCLK even though the data
access time is specified at 60 ns for the other bits. The reason
that the first bit will be clocked out faster than the other bits is
due to the internal architecture of the part. Sixteen clock pulses
must be provided to the part to access to full conversion result.
The AD7895 provides four leading zeros, followed by the 12-bit
conversion result starting with the MSB (DB11). The last data
bit to be clocked out on the penultimate falling clock edge is the
LSB (DB0). On the sixteenth falling edge of SCLK, the LSB
(DB0) will be valid for a specified time to allow the bit to be
read on the falling edge of the SCLK, then the SDATA line is
disabled (three-stated). After this last bit has been clocked
out, the SCLK input should return low and remain low until the
next serial data read operation. If there are extra clock pulses
after the sixteenth clock, the AD7895 will start over again with
outputting data from its output register, and the data bus will no
longer be three-stated even when the clock stops. Provided the
serial clock has stopped before the next falling edge of CONVST,
the AD7895 will continue to operate correctly with the output
shift register being reset on the falling edge of CONVST.
However, the SCLK line must be low when CONVST goes low in
order to reset the output shift register correctly.
The serial clock input does not have to be continuous during the
serial read operation. The sixteen bits of data (four leading
zeros and 12 bit conversion result) can be read from the AD7895
in a number of bytes.
The AD7895 counts the serial clock edges to know which bit
from the output register should be placed on the SDATA
output. To ensure that the part does not lose synchronization,
the serial clock counter is reset on the falling edge of the
CONVST input, provided the SCLK line is low. The user
should ensure that the SCLK line remains low until the end of
the conversion. When the conversion is complete, BUSY goes
low, the output register will be loaded with the new conversion
result and can be read from with sixteen clock cycles of SCLK.
DB11
5
t
6
= 50ns MAX @ 5V, A, B, VERSIONS
DB10
t
5
SHOULD END 300ns
6
READ OPERATION
FALLING EDGE OF
PRIOR TO NEXT
CONVST
15
DB0
300ns MIN
16
3-STATE
WAKE-UP
t
t
6
1
TIME
= 6µs
REGISTER
IS RESET
OUTPUT
SERIAL
SHIFT
REV. 0