IC DAC VIDEO 240MHZ 3.3/5 28SOIC

ADV7127JR240-REEL

Manufacturer Part NumberADV7127JR240-REEL
DescriptionIC DAC VIDEO 240MHZ 3.3/5 28SOIC
ManufacturerAnalog Devices Inc
ADV7127JR240-REEL datasheet
 


Specifications of ADV7127JR240-REEL

Rohs StatusRoHS non-compliantSettling Time15ns
Number Of Bits10Data InterfaceParallel
Number Of Converters1Voltage Supply SourceSingle Supply
Power Dissipation (max)30mWOperating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case28-SOIC (7.5mm Width)
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 9/16

Download datasheet (308Kb)Embed
PrevNext
Pin
Mnemonic
Function
Clock Input (TTL Compatible). The rising edge of CLOCK latches the R0–R9, G0–G9, B0–B9, SYNC and
CLOCK
BLANK pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven
by a dedicated TTL buffer.
D0–D9
Data Inputs (TTL Compatible). Data is latched on the rising edge of CLOCK. D0 is the least significant data bit.
Unused data inputs should be connected to either the regular PCB power or ground plane.
I
Current Output. This high impedance current source is capable of directly driving a doubly terminated 75
OUT
coaxial cable.
R
Full-Scale Adjust Control. A resistor (R
SET
full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.
The relationship between R
COMP
Compensation Pin. This is a compensation pin for the internal reference amplifier. A 0.1 F ceramic capacitor
must be connected between COMP and V
V
Voltage Reference Input. An external 1.23 V voltage reference must be connected to this pin. The use of an exter-
REF
nal resistor divider network is not recommended. A 0.1 F decoupling ceramic capacitor should be connected
between V
and V
REF
V
Analog Power Supply (5 V
AA
GND
Ground. All GND pins must be connected.
I
Differential Current Output. Capable of directly driving a doubly terminated 75
OUT
put should be tied to ground.
PSAVE
Power Save Control Pin. The part is put into standby mode when PSAVE is low. The internal voltage reference
circuit is still active on the TSSOP in this case.
PDOWN
Power-Down Control Pin (24-Lead TSSOP Only). The ADV7127 completely powers down, including the voltage
reference circuit, when PDOWN is low.
TERMINOLOGY
Color Video (RGB)
This usually refers to the technique of combining the three
primary colors of red, green and blue to produce color pictures
within the usual spectrum. In RGB monitors, three DACs are
required, one for each color.
Gray Scale
The discrete levels of video signal between reference black and
reference white levels. A 10-bit DAC contains 1024 different
levels, while an 8-bit DAC contains 256.
Raster Scan
The most basic method of sweeping a CRT one line at a time to
generate and display images.
REV. 0
PIN FUNCTION DESCRIPTIONS
) connected between this pin and GND controls the magnitude of the
SET
and the full-scale output current on I
SET
I
(mA) = 7968
V
(V)/R
( )
OUT
REF
SET
.
AA
.
AA
5%). All V
pins on the ADV7127 must be connected.
AA
Reference Black Level
The maximum negative polarity amplitude of the video signal.
Reference White Level
The maximum positive polarity amplitude of the video signal.
Video Signal
That portion of the composite video signal which varies in gray
scale levels between reference white and reference black. Also
referred to as the picture signal, this is the portion that may be
visually observed.
–9–
ADV7127
is given by:
OUT
load. If not required, this out-