ATF1502ASV-20JC44 Atmel, ATF1502ASV-20JC44 Datasheet - Page 9

• Manufacturer Part Number: ATF1502ASV-20JC44
• Description: IC CPLD 20NS 3.3V 44PLCC
• Manufacturer: Atmel
• Series: ATF1502ASVr

Specifications of ATF1502ASV-20JC44

• Programmable Type: In System Programmable (min 10K program/erase cycles)
• Delay Time Tpd(1) Max: 20.0ns
• Voltage Supply - Internal: 3 V ~ 3.6 V
• Number Of Macrocells: 32
• Number Of I /o: 32
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 44-PLCC
• Voltage: 3.0 V ~ 3.6 V
• Memory Type: EEPROM
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Number Of Logic Elements/cells: -
• Other names: ATF1502ASV20JC44

7.2
1615J–PLD–01/06
BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)
order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typi-
cal BSC consists of three capture registers or scan registers and up to two update registers.
There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in
the device are chained together through the capture registers. Input to the capture register chain
is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used
to capture active device data signals, to shift data in and out of the device and to load data into
the update registers. Control signals are generated internally by the JTAG TAP controller. The
BSC configuration for the input and I/O pins and macrocells is shown below.
Figure 7-1.
Note:
The ATF1502ASV has a pull-up option on TMS and TDI pins. This feature is selected as a design
option.
Dedicated
Input
BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)
To Internal
Logic
(From Next Register)
TDI
SHIFT
CLOCK
Registers
Capture
ATF1502ASV
TDO
9