XA3S500E-4FTG256Q Xilinx Inc, XA3S500E-4FTG256Q Datasheet - Page 24

• Manufacturer Part Number: XA3S500E-4FTG256Q
• Description: IC FPGA SPARTAN-3E 500K 256FTBGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3E XAr

Specifications of XA3S500E-4FTG256Q

• Number Of Logic Elements/cells: 10476
• Number Of Labs/clbs: 1164
• Total Ram Bits: 368640
• Number Of I /o: 190
• Number Of Gates: 500000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 256-LBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 25: Block RAM Timing (Continued)
Digital Clock Manager Timing
For specification purposes, the DCM consists of three key
components: the Delay-Locked Loop (DLL), the Digital Fre-
quency Synthesizer (DFS), and the Phase Shifter (PS).
Aspects of DLL operation play a role in all DCM applica-
tions. All such applications inevitably use the CLKIN and the
CLKFB inputs connected to either the CLK0 or the CLK2X
feedback, respectively. Thus, specifications in the DLL
tables
only employs the DLL component. When the DFS and/or
the PS components are used together with the DLL, then
the specifications listed in the DFS and PS tables
through
DLL tables. DLL specifications that do not change with the
addition of DFS or PS functions are presented in
and
Period jitter and cycle-cycle jitter are two of many different
ways of specifying clock jitter. Both specifications describe
statistical variation from a mean value.
Period jitter is the worst-case deviation from the ideal clock
period over a collection of millions of samples. In a histo-
gram of period jitter, the mean value is the clock period.
Cycle-cycle jitter is the worst-case difference in clock period
between adjacent clock cycles in the collection of clock peri-
ods sampled. In a histogram of cycle-cycle jitter, the mean
value is zero.
Spread Spectrum
DCMs accept typical spread spectrum clocks as long as
they meet the input requirements. The DLL will track the fre-
quency changes created by the spread spectrum clock to
drive the global clocks to the FPGA logic. See XAPP469,
Spread-Spectrum Clocking Reception for Displays
for details.
DS635 (v2.0) September 9, 2009
Product Specification
Notes:
1.
Clock Timing
T
T
Clock Frequency
F
BPWH
BPWL
BRAM
Symbol
Table
The numbers in this table are based on the operating conditions set forth in
(Table 26
Table
27.
R
31) supersede any corresponding ones in the
and
High pulse width of the CLK signal
Low pulse width of the CLK signal
Block RAM clock frequency. RAM read output value written back
into RAM, for shift registers and circular buffers. Write-only or
read-only performance is faster.
Table
27) apply to any application that
Description
(Table 28
Table 26
www.xilinx.com
Table
6.
1.59
1.59
Min
-4 Speed Grade
0
Max
230
-
-
Units
MHz
ns
ns
24