XC3S1200E-4FTG256I Xilinx Inc, XC3S1200E-4FTG256I Datasheet - Page 160

IC FPGA SPARTAN3E 1200K 256FTBGA

XC3S1200E-4FTG256I

Manufacturer Part Number
XC3S1200E-4FTG256I
Description
IC FPGA SPARTAN3E 1200K 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S1200E-4FTG256I

Number Of Logic Elements/cells
19512
Number Of Labs/clbs
2168
Total Ram Bits
516096
Number Of I /o
190
Number Of Gates
1200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Package
256FTBGA
Family Name
Spartan®-3E
Device Logic Cells
19512
Device Logic Units
2168
Device System Gates
1200000
Number Of Registers
17344
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
190
Ram Bits
516096
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
TRACO
Quantity:
100
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
XILINX
Quantity:
2
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
ALTERA
Quantity:
1 021
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
XILINX
0
Part Number:
XC3S1200E-4FTG256I
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC3S1200E-4FTG256I
0
Part Number:
XC3S1200E-4FTG256I0100
Manufacturer:
XILINX
0
Part Number:
XC3S1200E-4FTG256I0808
Manufacturer:
XILINX
0
DC and Switching Characteristics
IEEE 1149.1/1553 JTAG Test Access Port Timing
Table 123: Timing for the JTAG Test Access Port
160
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
CCH
CCL
TCK
The numbers in this table are based on the operating conditions set forth in
Symbol
TCK
TMS
TDI
TDO
(Input)
(Input)
(Input)
(Output)
The time from the falling transition on the TCK pin
to data appearing at the TDO pin
The time from the setup of data at the TDI pin to
the rising transition at the TCK pin
The time from the setup of a logic level at the TMS
pin to the rising transition at the TCK pin
The time from the rising transition at the TCK pin
to the point when data is last held at the TDI pin
The time from the rising transition at the TCK pin
to the point when a logic level is last held at the
TMS pin
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
Frequency of the TCK signal
Description
T
TDITCK
T
TMSTCK
Figure 79: JTAG Waveforms
www.xilinx.com
T
TCKTDI
T
TCKTMS
Table
77.
T
TCKTDO
Min
1.0
7.0
7.0
All Speed Grades
0
0
5
5
-
T
CCH
1/F
TCK
DS312-3 (v3.8) August 26, 2009
Max
11.0
30
-
-
-
-
-
-
T
CCL
Product Specification
DS312-3_79_032409
Units
MHz
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S1200E-4FTG256I