XCS40-3PQ240C Xilinx Inc, XCS40-3PQ240C Datasheet - Page 40

no-image

XCS40-3PQ240C

Manufacturer Part Number
XCS40-3PQ240C
Description
IC FPGA 5V C-TEMP 240-PQFP
Manufacturer
Xilinx Inc
Series
Spartan™r
Datasheet

Specifications of XCS40-3PQ240C

Number Of Logic Elements/cells
1862
Number Of Labs/clbs
784
Total Ram Bits
25088
Number Of I /o
192
Number Of Gates
40000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCS40-3PQ240C
Manufacturer:
XILINX
Quantity:
1 145
Part Number:
XCS40-3PQ240C
Manufacturer:
XILINX
Quantity:
748
Part Number:
XCS40-3PQ240C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCS40-3PQ240C
Manufacturer:
XILINX
Quantity:
8 000
Part Number:
XCS40-3PQ240C
Manufacturer:
XILINX
0
Part Number:
XCS40-3PQ240C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan and Spartan-XL FPGA Families Data Sheet
Readback Switching Characteristics Guidelines
The following guidelines reflect worst-case values over the
recommended operating conditions.
40
Spartan and Spartan-XL Readback Switching Characteristics
Notes:
1.
2.
Symbol
Internal Net
T
T
rdbk.DATA
T
T
rdbk.TRIG
T
T
Timing parameters apply to all speed grades.
If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.
RCRD
RCRR
RTRC
RCRT
RCH
rdbk.RIP
RCL
Finished
rdclk.I
rdbk.TRIG
rdclk.I
T
T
RCL
RTRC
Figure 33: Spartan and Spartan-XL Readback Timing Diagram
rdbk.TRIG setup to initiate and abort Readback
rdbk.TRIG hold to initiate and abort Readback
rdbk.RIP delay
High time
Low time
rdbk.DATA delay
DUMMY
T
T
RCRD
RCRR
T
RCH
T
RCRT
DUMMY
Description
T
www.xilinx.com
RTRC
VALID
VALID
T
RCRT
Min
200
250
250
50
-
-
DS060 (v1.8) June 26, 2008
Product Specification
Max
250
250
500
500
-
-
DS060_32_080400
Units
ns
ns
ns
ns
ns
ns
R

Related parts for XCS40-3PQ240C