XA6SLX75-2FGG484I Xilinx Inc, XA6SLX75-2FGG484I Datasheet
XA6SLX75-2FGG484I
Specifications of XA6SLX75-2FGG484I
Available stocks
Related parts for XA6SLX75-2FGG484I
XA6SLX75-2FGG484I Summary of contents
Page 1
... Sixteen low-skew global clock networks 2-pin auto-detect configuration Broad third-party SPI (up to x4) and NOR flash support MultiBoot support for remote upgrade with multiple bitstreams, using watchdog protection Unique Device DNA identifier for design authentication AES bitstream encryption in the XA6SLX75/XA6SLX75T devices Overview 1 ...
Page 2
... XA6SLX4 XA6SLX9 XA6SLX16 XA6SLX25 XA6SLX45 XA6SLX75 XA6SLX25T XA6SLX45T XA6SLX75T Notes Spartan-6 devices are available in Pb-free packages only. 2. Memory controller block support the XA6SLX9 and XA6SLX16 devices in the CSG225 package. DS170 (v1.0) March 2, 2010 Advance Product Specification XA Spartan-6 Automotive FPGA Family Overview ...
Page 3
... The FPGA application controls which configuration to load next and when to load it. XA Spartan-6 FPGAs also include a unique, factory-programmed Device DNA identifier that is useful for tracking purposes, anti-cloning designs protection. In the XA6SLX75/XA6SLX75T devices, bitstreams can be copy protected using AES encryption. ...
Page 4
SLICEL One quarter (25%) of the XA Spartan-6 FPGA slices are SLICELs, which contain all the features of the SLICEM except the memory/shift register function. SLICEX One half (50%) of the XA Spartan-6 FPGA slices are SLICEXs. The SLICEXs have ...
Page 5
Clock Distribution Each XA Spartan-6 FPGA provides abundant clock lines to address the different clocking requirements of high fanout, short propagation delay, and extremely low skew. Global Clock Lines In each XA Spartan-6 FPGA, 16 global-clock lines have the highest ...
Page 6
Digital Signal Processing—DSP48A1 Slice DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All XA Spartan-6 FPGAs have many dedicated, full-custom, low-power DSP slices, combining high speed with small size, while retaining system design flexibility. ...
Page 7
ISERDES and OSERDES Many applications combine high-speed bit-serial I/O with slower parallel operation inside the device. This requires a serializer and deserializer (SerDes) inside the I/O structure. Each input has access to its own deserializer (serial-to-parallel converter) with programmable parallel ...
Page 8
... More information and documentation on solutions for PCI Express designs can be found at: http://www.xilinx.com/technology/protocols/pciexpress.htm XA Spartan-6 FPGA Ordering Information The XA Spartan-6 FPGA ordering information shown in X-Ref Target - Figure 1 Example: XA6SLX75T-2FGG484I Device Type Speed Grade (-2, -3) Figure 1: XA Spartan-6 FPGA Ordering Information Revision History ...
Page 9
XA Spartan-6 FPGA Documentation Complete and up-to-date documentation of the Spartan-6 family of FPGAs is available on the Xilinx website at http://www.xilinx.com/support/documentation/spartan-6.htm. Please utilize these documents for XA Spartan-6 FPGA development. The Spartan-6 FPGA documents will be updated with XA ...