XC5VLX110-1FFG1760C Xilinx Inc, XC5VLX110-1FFG1760C Datasheet - Page 101

IC FPGA VIRTEX-5 110K 1760FBGA

XC5VLX110-1FFG1760C

Manufacturer Part Number
XC5VLX110-1FFG1760C
Description
IC FPGA VIRTEX-5 110K 1760FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX110-1FFG1760C

Number Of Logic Elements/cells
110592
Number Of Labs/clbs
8640
Total Ram Bits
4718592
Number Of I /o
800
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1760-BBGA, FCBGA
For Use With
HW-V5-ML523-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX110-1FFG1760C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC5VLX110-1FFG1760C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX110-1FFG1760CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
PLL Clock Input Signals
PLLs in the bottom half of the Virtex-5 device are driven by the global clock pins in bank4
and can be paired as listed in
Table 3-7: PLLs in the Bottom Half Pairing
Other important notes on these pairings:
The PLL clock source can come from several sources including:
The pin description names do not contain other possible multipurpose functions such
as _CC, _VRN, _VRP or _VREF.
Only the P-side pins are shown. For differential clock connections use the equivalent
N-side pin. Inside the FPGA, only the P-side of the differential pin pair can connect to
the CMT.
For a mapping to the actual pin numbers consult the Virtex-5 Family Packaging
Specifications.
IBUFG - Global clock input buffer, the PLL will compensate the delay of this path.
BUFGCTRL - Internal global clock buffer, the PLL will not compensate the delay of
this path.
IBUF - Not recommended since the PLL can not compensate for the delay of the
general route. An IBUF clock input must route to a BUFG before routing to a PLL.
DCMOUT - Any DCM output to PLL will compensate the delay of this path.
IO_L9P_GC_4
IO_L8P_GC_4
IO_L7P_GC_4
IO_L6P_GC_4
IO_L5P_GC_4
CLKIN1
www.xilinx.com
IO_L4P_GC_4
IO_L3P_GC_4
IO_L2P_GC_4
IO_L1P_GC_4
IO_L0P_GC_4
Table
CLKIN2
3-6.
General Usage Description
101

Related parts for XC5VLX110-1FFG1760C