XC5VSX50T-2FFG1136I Xilinx Inc, XC5VSX50T-2FFG1136I Datasheet - Page 142

• Manufacturer Part Number: XC5VSX50T-2FFG1136I
• Description: IC FPGA VIRTEX-5 50K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr

Specifications of XC5VSX50T-2FFG1136I

• Number Of Logic Elements/cells: 52224
• Number Of Labs/clbs: 4080
• Total Ram Bits: 4866048
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1136-BBGA, FCBGA
• For Use With: HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Chapter 4: Block RAM
FIFO Architecture: a Top-Level View
FIFO Primitives
142
Figure 4-17
write pointer, and status flag logic are dedicated for FIFO use only.
X-Ref Target - Figure 4-17
Figure 4-18
X-Ref Target - Figure 4-18
WRCOUNT
DIN/DINP
WRCLK
WREN
shows a top-level view of the Virtex-5 FIFO architecture. The read pointer,
shows the FIFO36 primitive.
RST
Figure 4-17: Top-Level View of FIFO in Block RAM
Pointer
Write
www.xilinx.com
Figure 4-18: FIFO36 Primitive
DI[31:0]
DIP[3:0]
RDEN
RDCLK
WREN
WRCLK
RST
waddr
Status Flag
Block
Logic
FIFO36
RAM
WRCOUNT[12:0]
ALMOSTEMPTY
RDCOUNT[12:0]
ALMOSTFULL
DOP[3:0]
DO[31:0]
WRERR
RDERR
EMPTY
raddr
FULL
ug190_4_15_021107
Pointer
Read
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
RDCOUNT
DO/DOP
RDCLK
RDEN
ug190_4_27_061906