XC5VLX330T-1FFG1738C Xilinx Inc, XC5VLX330T-1FFG1738C Datasheet - Page 70

IC FPGA VIRTEX-5 330K 1738FBGA

XC5VLX330T-1FFG1738C

Manufacturer Part Number
XC5VLX330T-1FFG1738C
Description
IC FPGA VIRTEX-5 330K 1738FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX330T-1FFG1738C

Total Ram Bits
11943936
Number Of Logic Elements/cells
331776
Number Of Labs/clbs
25920
Number Of I /o
960
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1738-BBGA, FCBGA
No. Of Logic Blocks
25920
No. Of Macrocells
330000
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
960
Clock Management
DCM, PLL
Core
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML525-FXT-UNI-G-J - EVAL BD ROCKETIO GTX VIRTEX5 JPNHW-V5-ML525-FXT-UNI-G - EVAL BOARD ROCKETIO GTX VIRTEX5HW-V5-ML525-UNI-G - EVAL PLATFORM ROCKET IO VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
XC
Quantity:
1 238
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
XILINX
Quantity:
3
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
XILINX
0
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
XILINX
Quantity:
30
Part Number:
XC5VLX330T-1FFG1738C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX330T-1FFG1738C
0
Table 91: Global Clock Setup and Hold Without DCM or PLL (Cont’d)
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
3.
T
PSFD
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the
Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global
Clock input signal using the fastest process, lowest temperature, and highest voltage.
IFF = Input Flip-Flop or Latch
A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0"
is listed, there is no positive hold time.
Symbol
/ T
PHFD
Full Delay (Legacy Delay or Default Delay)
Global Clock and IFF
Description
(2)
without DCM or PLL
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
XC5VTX150T
XC5VTX240T
XC5VFX30T
XC5VFX70T
XC5VFX100T
XC5VFX130T
XC5VFX200T
Device
–0.27
–0.30
–0.42
–0.55
2.05
1.85
2.20
2.33
N/A
N/A
N/A
-3
Speed Grade
–0.82
–0.85
–0.27
–0.30
–0.42
–0.54
–0.43
2.35
2.59
2.25
2.06
2.38
2.59
2.52
-2
–0.82
–0.85
–0.27
–0.30
–0.42
–0.54
–0.43
2.59
2.87
2.57
2.35
2.66
2.95
2.81
-1
Units
ns
ns
ns
ns
ns
ns
ns
70

Related parts for XC5VLX330T-1FFG1738C