CY7C68013A-128AXC Cypress Semiconductor Corp, CY7C68013A-128AXC Datasheet - Page 9

• Manufacturer Part Number: CY7C68013A-128AXC
• Description: IC MCU USB PERIPH HI SPD 128LQFP
• Manufacturer: Cypress Semiconductor Corp
• Series: EZ-USB FX2LP™r

Specifications of CY7C68013A-128AXC

• Program Memory Type: ROMless
• Package / Case: 128-LQFP
• Applications: USB Microcontroller
• Core Processor: 8051
• Controller Series: CY7C680xx
• Ram Size: 16K x 8
• Interface: I²C, USB, USART
• Number Of I /o: 40
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Processor Series: CY7C68xx
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 16 KB
• Interface Type: I2C/USART/USB
• Maximum Clock Frequency: 48 MHz
• Number Of Programmable I/os: 40
• Number Of Timers: 3
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: CY3684
• Minimum Operating Temperature: 0 C
• Cpu Family: FX2LP
• Device Core: 8051
• Device Core Size: 8b
• Frequency (max): 48MHz
• Program Memory Size: Not Required
• Total Internal Ram Size: 16KB
• # I/os (max): 40
• Number Of Timers - General Purpose: 3
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Instruction Set Architecture: CISC
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 128
• Package Type: TQFP
• Package: 128TQFP
• Family Name: FX2LP
• Maximum Speed: 48 MHz
• Operating Supply Voltage: 3.3 V
• Controller Family/series: (8051) USB
• Core Size: 8 Bit
• No. Of I/o's: 40
• Cpu Speed: 48MHz
• Embedded Interface Type: I2C, USART, USB
• Digital Ic Case Style: TQFP
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CY4611B - KIT USB TO ATA REFERENCE DESIGN428-1677 - KIT DEVELOPMENT EZ-USB FX2LP
• Lead Free Status / Rohs Status: Compliant
• Other names: 428-1668

3.11 Register Addresses
Document #: 38-08032 Rev. *M
FFFF
E200
E1FF
E000
*SUDPTR, USB upload/download, I
3FFF
0000
Inside FX2LP
Data (RD#,WR#)*
4K FIFO buffers
0.5 KBytes RAM
7.5 KBytes
USB regs and
(RD#,WR#)
16 KBytes
RAM
Data
(RD#,WR#)*
Figure 4. External Code Memory, EA = 1
F000
EFFF
FFFF
E800
E7FF
E7C0
E780
E740
E700
E6FF
E4FF
E47F
E400
E1FF
E7BF
E77F
E73F
E500
E480
E3FF
E200
E000
128 bytes GPIF Waveforms
8051 Addressable Registers
(Ok to populate
data memory
here—RD#/WR#
strobes are not
active)
(OK to populate
data memory
here—RD#/WR#
strobes are not
active)
64 Bytes EP0 IN/OUT
2 KBytes RESERVED
64 Bytes RESERVED
Reserved (512)
4 KBytes EP2-EP8
64 Bytes EP1IN
64 Bytes EP1OUT
Reserved (128)
40 KBytes
External
Data
Memory
(RD#,WR#)
Data
8051 xdata RAM
Outside FX2LP
512 bytes
(8 x 512)
buffers
(512)
2
C interface boot access
64 KBytes
External
Code
Memory
(PSEN#)
Code
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
Page 9 of 62
[+] Feedback