SL11R Cypress Semiconductor Corp, SL11R Datasheet - Page 22

no-image

SL11R

Manufacturer Part Number
SL11R
Description
IC MCU FULL SPD USB 16B 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL11R

Applications
USB Microcontroller
Core Processor
RISC
Program Memory Type
Mask ROM (6 kB)
Controller Series
USB Controller
Ram Size
3Kx8
Interface
2-Wire Serial, UART, USB
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1462

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL11R
Quantity:
12 388
Part Number:
SL11R-100
Manufacturer:
NSC
Quantity:
630
Part Number:
SL11R-1DE
Manufacturer:
MRL
Quantity:
1 831
Part Number:
SL11R-IDE
Manufacturer:
SCANLOGIC
Quantity:
5 510
Part Number:
SL11R-IDE
Manufacturer:
VISHAY
Quantity:
5 510
Part Number:
SL11R-IDE-B1.22
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Notes:
4.10.2
The Speed Control Register allows the SL11R processor to operate at a number of speed selections. A four-bit divider (SPD3-0
+ 1) selects the speed as shown below. Speed will also depend on the clock multiplier. See Configuration Register (0xC006: R/W)
for more information.
Note:
Upon reset, the lowest speed is selected for low power operation. The SL11R BIOS will configure the clock to 24MHz as part of
its initialization.
Document #: 38-08006 Rev. **
• When the X1 input pin is fed with a 12 MHz signal, the software should set C2 to ‘1’ to enable the PLL.
• X_PCLK is a bidirectional pin allowing an additional clock input for PCLK when selected or an observation pin for PCLK when
• The X_PCLK can be used as the input clock like X1, but only when mode C2=0, C1=1, C0=0.
• Upon reset, the SL11R BIOS will set this register equal to 0x0010 (i.e. C2=0, C1=0, C0=1, PCLK=X1, RCLK=X1, OE=0,
OE = ‘1’.
M1-M0=0=GPIO Mode).
Where:
PCLK
RCLK
OE
D3-D0
D15-D4
Speed Control Register (0xC008: R/W)
is connected to the SL11R processor clock.
is the resulting clock that connects to other modules (i.e. PWM, USB engine).
when OE=1, the X_PCLK (pin 59) will become an output pin of the PCLK value.
SPD3-SPD0
Reserved
Speed selection bits
should be set to all zeros.
D15-D4
0
SPD3-0
0000
0001
0010
0011
0100
0101
0110
1000
1001
1010
1011
1100
1101
0111
1110
1111
SPD3
D3
SPD2
SL11R Speed
D2
48.00 MHz.
24.00 MHz.
16.00 MHz.
12.00 MHz.
09.60 MHz.
08.00 MHz.
06.86 MHz.
06.00 MHz.
05.33 MHz.
04.80 MHz.
04.36 MHz.
04.00 MHz.
03.69 MHz.
03.42 MHz.
03.20 MHz.
03.00 MHz.
SPD1
D1
SPD0
D0
Page 22 of 85
SL11R

Related parts for SL11R