SL11R Cypress Semiconductor Corp, SL11R Datasheet - Page 4

no-image

SL11R

Manufacturer Part Number
SL11R
Description
IC MCU FULL SPD USB 16B 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL11R

Applications
USB Microcontroller
Core Processor
RISC
Program Memory Type
Mask ROM (6 kB)
Controller Series
USB Controller
Ram Size
3Kx8
Interface
2-Wire Serial, UART, USB
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1462

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL11R
Quantity:
12 388
Part Number:
SL11R-100
Manufacturer:
NSC
Quantity:
630
Part Number:
SL11R-1DE
Manufacturer:
MRL
Quantity:
1 831
Part Number:
SL11R-IDE
Manufacturer:
SCANLOGIC
Quantity:
5 510
Part Number:
SL11R-IDE
Manufacturer:
VISHAY
Quantity:
5 510
Part Number:
SL11R-IDE-B1.22
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
5.0 SL11R INTERFACE MODES ........................................................................................................ 38
5.1 General Purpose IO mode (GPIO) .............................................................................................. 38
5.2 8/16-bit DMA Mode ....................................................................................................................... 40
5.3 Fast EPP Mode ............................................................................................................................. 42
5.4 DVC 8-bit DMA Mode ................................................................................................................... 45
6.0 PHYSICAL CONNECTION ........................................................................................................... 49
6.1 Package Type ............................................................................................................................... 49
6.2 GPIO and 8/16-Bit DMA Modes—Pin Assignment and Description ........................................ 49
6.3 Fast EPP Pin Assignment and Description ............................................................................... 52
6.4 DVC 8-Bit DMA Mode Pin Assignment and Description .......................................................... 54
7.0 SL11R CPU PROGRAMMING GUIDE ......................................................................................... 57
7.1 Instruction Set Overview ............................................................................................................. 57
7.2 Reset Vector ................................................................................................................................. 57
7.3 Register Set .................................................................................................................................. 57
7.4 General-Purpose Registers ........................................................................................................ 57
7.5 General Purpose/Address Registers ......................................................................................... 58
7.6 REGBANK Register (0xC002: R/W) ............................................................................................ 58
7.7 Flags Register (0xC000: Read Only) .......................................................................................... 58
7.8 Instruction Format ....................................................................................................................... 58
Document #: 38-08006 Rev. **
5.1.1 I/O Control Register 0 (0xC022: R/W) ............................................................................................... 39
5.1.2 I/O Control Register 1 (0xC028: R/W) ............................................................................................... 39
5.1.3 Output Data Register 0 (0xC01E: R/W) ............................................................................................. 39
5.1.4 Output Data Register 1 (0xC024: R/W) ............................................................................................. 39
5.1.5 Input Data Register 0 (0xC020: Read only) ...................................................................................... 39
5.1.6 Input Data Register 1 (0xC026: Read only) ...................................................................................... 39
5.2.1 Mailbox Protocol ................................................................................................................................. 41
5.2.2 INBUFF Data Register (0xC0C4: R/W) ..............................................................................................41
5.2.3 OUTBUFF Data Register (0xC0C4: R/W) .......................................................................................... 41
5.2.4 STATUS Register (0xC0C2: Read Only) ........................................................................................... 42
5.2.5 DMA Protocol ...................................................................................................................................... 42
5.2.6 DMA Control Register (0xC0C0: R/W) ..............................................................................................42
5.3.1 EPP Data Register (0xC040: R/W) ..................................................................................................... 43
5.3.2 EPP Address Register (0xC044: R/W) ..............................................................................................43
5.3.3 EPP Address Buffer Read Register (0xC046: Read Only) .............................................................. 43
5.3.4 EPP Data Buffer Read Register (0xC042: Read Only) ..................................................................... 43
5.3.5 EPP Status Data Register (0xC04E: R/W) ......................................................................................... 43
5.3.6 EPP P_REG Register (0xC050: R/W) ................................................................................................. 44
5.3.7 Serial Interface Registers .................................................................................................................. 44
5.4.1 Video Status Register ......................................................................................................................... 45
5.4.2 Camera Serial Interface Registers ....................................................................................................46
5.4.3 Serial Interface Control & Status Register (0xC068: R/W) .............................................................. 46
5.4.4 Serial Interface Address Register (0xC06A: Write Only) ................................................................ 46
5.4.5 Serial Interface Data Write Register (0xC06C: Write Only) ............................................................. 46
5.4.6 Serial Interface Data Read Register (0xC06C: Read Only) ............................................................. 47
5.4.7 I/O Address Map ................................................................................................................................. 47
5.3.7.1 Serial Interface Control & Status Register ............................................................................................... 44
5.3.7.2 Serial Interface Address Register .............................................................................................................. 44
5.3.7.3 Serial Interface Data Write Register........................................................................................................... 44
5.3.7.4 Serial Interface Data Read Register .......................................................................................................... 45
Table of Contents
(continued)
Page 4 of 85
SL11R

Related parts for SL11R