IDT79RC32H434-400BCG IDT, Integrated Device Technology Inc, IDT79RC32H434-400BCG Datasheet - Page 3

• Manufacturer Part Number: IDT79RC32H434-400BCG
• Description: IC MPU 32BIT CORE 400MHZ 256-BGA
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: Interprise™r

Specifications of IDT79RC32H434-400BCG

• Processor Type: MIPS32 32-Bit
• Speed: 400MHz
• Voltage: 1.2V
• Mounting Type: Surface Mount
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 79RC32H434-400BCG

DMA Controller
DMA Controller
DMA Controller
DMA Controller
which operate in exactly the same manner. The DMA controller off-loads
the CPU core from moving data among the on-chip interfaces, external
peripherals, and memory. The controller supports scatter/gather DMA
with no alignment restrictions, making it appropriate for communications
and graphics systems.
U U U U ART Interface
with the industry standard 16550 UART.
I I I I
number of standard external peripherals for a more complete system
solution. The RC32434 supports both master and slave operations.
General Purpose I/O Controller
General Purpose I/O Controller
General Purpose I/O Controller
General Purpose I/O Controller
may be used as an active high or active low level interrupt or non-
maskable interrupt input, and each signal may be used as a bit input or
output port.
System Integrity Functions
System Integrity Functions
System Integrity Functions
System Integrity Functions
ates a non-maskable interrupt (NMI) when the counter expires and also
contains an address space monitor that reports errors in response to
accesses to undecoded address regions.
to +70 C for commercial temperature devices and - 40 to +85 for
industrial temperature devices.
Revision Histor
Revision Histor
Revision Histor
Revision History y y y
value for Tskew in 266MHz category and changed values for Tdo in all
speed grades for signals DDRADDR, etc. In Table 8, changed minimum
values in all speed grades for all Tdo signals and for Tsu and Tzd in
MDATA[7:0]. In Table 16, added reference to Power Considerations
document. In Table 17, added 2 rows under PCI and Notes 1 and 2.
Vss. In Table 23, pin F6 was deleted from the Vcc I/O row and added to
the Vss row.
and changed 4096 cycles to 4000 for MADDR[7]. (Note: MADDR was
incorrectly labeled as MDATA in previous data sheet.)
Consumption.
2 2 2 2
T T T Thermal Considerations
ART Interface
ART Interface
ART Interface
IDT RC32434
C Interface
C Interface
C Interface
C Interface
The DMA controller consists of 6 independent DMA channels, all of
The RC32434 contains a serial channel (UART) that is compatible
The standard I2C interface allows the RC32434 to connect to a
The RC32434 has 14 general purpose input/output pins. Each pin
The RC32434 contains a programmable watchdog timer that gener-
The RC32434 is guaranteed in an ambient temperature range of 0
November 3, 2003: Initial publication. Preliminary Information.
December 15, 2003: Final version. In Table 7, changed maximum
January 5, 2004: In Table 19, Pin F6 was changed from Vcc I/O to
January 27, 2004: In Table 3, revised description for MADDR[3:0]
March 29, 2004: Added Standby mode to Table 16, Power
hermal Considerations
hermal Considerations
hermal Considerations
3 of 53
SDA and pin L2 becomes SCL.
and Max values for Thigh/Tlow_9c were changed to 140 and 260
respectively and the Min and Max values for Thigh/Tlow_9d were
changed to 14.0 and 26.0 respectively.
value from 8.0 to 10.5.
April 19, 2004: Added the I
May 25, 2004: In Table 9, signals MIIRXCLK and MIITXCLK, the Min
December 8, 2005: In Table 18, corrected error for Capacitance Max
January 19, 2006: Removed all references to NVRAM.
2
C feature. In Table 20, pin L1 becomes
January 19, 2006