ISP1161ABD ST-Ericsson Inc, ISP1161ABD Datasheet - Page 31

no-image

ISP1161ABD

Manufacturer Part Number
ISP1161ABD
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161ABD

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1165
ISP1161ABD,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161ABD
Manufacturer:
ROHM
Quantity:
2 747
Part Number:
ISP1161ABD
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161ABD
Manufacturer:
PHI
Quantity:
1 000
Part Number:
ISP1161ABD
Manufacturer:
NXP
Quantity:
8 000
Part Number:
ISP1161ABD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1161ABD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161ABD-T
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
9397 750 13962
Product data
The actual requirement for the buffer RAM need not reach the maximum size. You
can make your selection based on your application. The following are some
calculations of the ISO_A or ISO_B space for a frame of data:
When the embedded system wants to initiate a transfer to the USB bus, the data
needed for one frame is transferred to the ATL buffer or ITL buffer. The
microprocessor detects the buffer status through the interrupt routines. When the
HcBufferStatus register (2CH - read only) indicates that the buffer is empty, then the
microprocessor writes data into the buffer. When the HcBufferStatus register
indicates that the buffer is full, the data is ready on the buffer, and the microprocessor
needs to read data from the buffer.
During every 1 ms, there might be many events to generate interrupt requests to the
microprocessor for data transfer or status retrieval. However, each of the interrupt
types defined in this specification can be enabled or disabled by setting the
HcµPInterruptEnable register bits accordingly.
Fig 26. HC internal FIFO buffer RAM partitions.
ATL buffer length = 400H, ITL buffer length = 200H.
This is insufficient use of the internal FIFO buffer RAM.
ATL buffer length = 1000H, ITL buffer length = 0H.
This will use the internal FIFO buffer RAM for only ATL transfers.
ISO packets of 64 bytes). The total RAM size needed is:
20 × 8 + 1280 = 1440 bytes.
Maximum number of packets for different endpoints sent during one USB frame is
150 (150 ISO packets of 1 byte). The total RAM size needed is:
150 × 8 + 150 × 1 = 1350 bytes.
The Ping buffer RAM (ITL0) and the Pong buffer RAM (ITL1) have a maximum size
of 2 kbytes each. All data needed for one frame can be stored in the Ping or the
Pong buffer RAM.
Maximum number of useful data sent during one USB frame is 1280 bytes (20
ATL buffer
ITL buffer
Rev. 03 — 23 December 2004
bottom
ITL0
ITL1
ATL
top
Full-speed USB single-chip host and device controller
control/bulk/interrupt
FIFO buffer RAM
ISO_A
ISO_B
not used
data
MGT950
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
4 kbytes
programmable
ISP1161A
sizes
30 of 134

Related parts for ISP1161ABD