CY7C68001-56PVXC Cypress Semiconductor Corp, CY7C68001-56PVXC Datasheet - Page 9

• Manufacturer Part Number: CY7C68001-56PVXC
• Description: IC USB INTERFACE SX2 56-SSOP
• Manufacturer: Cypress Semiconductor Corp
• Type: USBr
• Series: CY7Cr

Specifications of CY7C68001-56PVXC

• Package / Case: 56-SSOP
• Protocol: USB 2.0
• Voltage - Supply: 3 V ~ 3.6 V
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Temperature Range: 0 C to + 70 C
• Operating Supply Voltage: 3.3 V
• Core Size: 8 Bit
• No. Of I/o's: 35
• Ram Memory Size: 256Byte
• Embedded Interface Type: SPI, USB
• Digital Ic Case Style: SSOP
• Supply Voltage Range: 3V To 3.6V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Drivers/receivers: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-1864; CY7C68001-56PVXC

To send more than 64 bytes, the process is repeated. The SX2
internally stores the length of the data phase that was specified
in the wLength field (bytes 6,7) of the setup packet. To send less
than the requested amount of data, the external master writes a
packet that is less than 64 bytes, or if a multiple of 64, the
external master follows the data with a zero-length packet. When
the SX2 sees a short or zero-length packet, it completes the
setup transfer by automatically completing the handshake
phase. The SX2 does not enable more data than the wLength
field specified in the setup packet. Note: the PKTEND pin does
not apply to Endpoint 0. The only way to send a short or zero
length packet is by writing to the byte count register with the
appropriate value.
For an OUT setup transaction, the external master can read
each packet received from the USB host during the data phase.
The steps to read a packet are as follows:
To receive more than 64 bytes, the process is repeated. The SX2
internally stores the length of the data phase that was specified
in the wLength field of the setup packet (bytes 6,7). When the
SX2 sees that the specified number of bytes have been received,
it completes the set up transfer by automatically completing the
handshake phase. If the external master does not wish to receive
the entire transfer, it can stall the transfer.
If the SX2 receives another setup packet before the current
transfer has completed, it interrupts the external master with
another SETUP interrupt. If the SX2 receives a setup packet with
no data phase, the external master can accept the packet and
complete the handshake phase by writing zero to the byte count
register.
The SX2 automatically responds to all USB standard requests
covered in chapter 9 of the USB 2.0 specification except the
Set/Clear Feature Endpoint requests. When the host issues a
Set Feature or a Clear feature request, the SX2 triggers a
SETUP interrupt to the external master. The USB spec requires
that the device respond to the Set endpoint feature request by
doing the following:
■
Document #: 38-08013 Rev. *J
1. Wait for an EP0BUF interrupt, indicating that a packet was
2. Initiate a read request for the byte count register, 0x33. This
3. Initiate a read request for register 0x31.
4. Read one byte.
5. Repeat steps 3 and 4 until the number of bytes specified in
Set the STALL condition on that endpoint.
received from the USB host into the buffer.
indicates the amount of data received from the host.
the byte count register has been read.
The USB spec requires that the device respond to the Clear
endpoint feature request by doing the following:
■
■
The register that is used to reset the data toggle TOGCTL
(located at XDATA location 0xE683) is not an index register that
can be addressed by the command protocol presented in
Command Protocol
further information on this register bits and how to reset the data
toggle accordingly using a different set of command protocol
sequence.
7.1 Resetting Data Toggle
Table 7-1. Bit definition of the TOGCTL register
Bit 7: Q, Data Toggle Value
Q=0 indicates DATA0 and Q=1 indicates DATA1, for the endpoint
selected by the I/O and EP3:0 bits. Write the endpoint select bits
(IO and EP3:0), before reading this value.
Bit 6: S, Set Data Toggle to DATA1
After selecting the desired endpoint by writing the endpoint select
bits (IO and EP3:0), set S=1 to set the data toggle to DATA1. The
endpoint selection bits should not be changed while this bit is
written.
Bit 5: R, Set Data Toggle to DATA0
Set R=1 to set the data toggle to DATA0. The endpoint selection
bits should not be changed while this bit is written.
Bit 4: IO, Select IN or OUT Endpoint
Set this bit to select an endpoint direction prior to setting its R or
S bit. IO=0 selects an OUT endpoint, IO = 1 selects an IN
endpoint.
Bit 3-0: EP3:0, Select Endpoint
Set these bits to select an endpoint prior to setting its R or S bit.
Valid values are 0, 1, 2, 6, and 8.
Read/Write
Reset the Data Toggle for that endpoint
Clear the STALL condition of that endpoint.
Bit Name
Default
Bit #
TOGCTL
Q
R
7
0
on page 7. The following section provides
W
S
6
0
W
R
5
1
R/W
I/O
4
1
EP3
R/W
3
0
CY7C68001
R/W
EP2
2
0
Page 9 of 45
R/W
EP1
1
1
0xE683
EP0
R/W
0
0
[+] Feedback