PIC18F452-I/PT Microchip Technology Inc., PIC18F452-I/PT Datasheet - Page 147

no-image

PIC18F452-I/PT

Manufacturer Part Number
PIC18F452-I/PT
Description
44 PIN, 32 KB FLASH, 1536 RAM, 34 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F452-I/PT

A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
44-pin TQFP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F452-I/PT
Manufacturer:
EPSON
Quantity:
100
Part Number:
PIC18F452-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F452-I/PT
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC18F452-I/PT
Quantity:
5 000
15.4.4.5
If a user clears the CKP bit, the SCL output is forced to
‘0’. Setting the CKP bit will not assert the SCL output
low until the SCL output is already sampled low. If the
user attempts to drive SCL low, the CKP bit will not
assert the SCL line until an external I
has already asserted the SCL line. The SCL output will
remain low until the CKP bit is set, and all other
devices on the I
ensures that a write to the CKP bit will not violate the
minimum high time requirement for SCL (see
Figure 15-12).
FIGURE 15-12:
© 2006 Microchip Technology Inc.
WR
SSPCON
SDA
SCL
CKP
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Clock Synchronization and
the CKP bit
2
C bus have de-asserted SCL. This
CLOCK SYNCHRONIZATION TIMING
DX
2
C master device
Master device
asserts clock
Master device
de-asserts clock
PIC18FXX2
DS39564C-page 145
DX-1

Related parts for PIC18F452-I/PT