DSPIC33FJ256GP710-I/PT Microchip Technology Inc., DSPIC33FJ256GP710-I/PT Datasheet - Page 190

• Manufacturer Part Number: DSPIC33FJ256GP710-I/PT
• Description: DSP, 16-Bit, 256KB Flash, 30KB RAM, 85 I/O, TQFP-100
• Manufacturer: Microchip Technology Inc.
• Type: DSPr

Specifications of DSPIC33FJ256GP710-I/PT

• A/d Inputs: 32-Channels, 12-Bit
• Comparators: 8
• Cpu Speed: 40 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 85
• Interface: CAN, I2C, SPI, UART/USART
• Ios: 85
• Memory Type: Flash
• Number Of Bits: 16
• Package Type: 100-pin TQFP
• Programmable Memory: 256K Bytes
• Ram Size: 30K Bytes
• Timers: 9-16-bit, 4-32-bit
• Voltage, Range: 3-3.6
• Lead Free Status / Rohs Status: RoHS Compliant part

dsPIC33F
REGISTER 15-6:
DS70165E-page 188
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-12
bit 11-8
bit 7-3
bit 2
bit 1
bit 0
U-0
U-0
—
—
Unimplemented: Read as ‘0’
SEVOPS<3:0>: PWM Special Event Trigger Output Postscale Select bits
1111 = 1:16 postscale
0001 = 1:2 postscale
0000 = 1:1 postscale
Unimplemented: Read as ‘0’
IUE: Immediate Update Enable bit
1 = Updates to the active PDC registers are immediate
0 = Updates to the active PDC registers are synchronized to the PWM time base
OSYNC: Output Override Synchronization bit
1 = Output overrides via the OVDCON register are synchronized to the PWM time base
0 = Output overrides via the OVDCON register occur on next T
UDIS: PWM Update Disable bit
1 = Updates from Duty Cycle and Period Buffer registers are disabled
0 = Updates from Duty Cycle and Period Buffer registers are enabled
•
•
U-0
U-0
—
—
PWMCON2: PWM CONTROL REGISTER 2
W = Writable bit
‘1’ = Bit is set
U-0
U-0
—
—
U-0
U-0
Preliminary
—
—
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-0
U-0
—
R/W-0
R/W-0
IUE
CY
SEVOPS<3:0>
boundary
© 2007 Microchip Technology Inc.
x = Bit is unknown
OSYNC
R/W-0
R/W-0
R/W-0
R/W-0
UDIS
bit 8
bit 0