PIC18LF43K22-I/ML Microchip Technology Inc., PIC18LF43K22-I/ML Datasheet - Page 161

• Manufacturer Part Number: PIC18LF43K22-I/ML
• Description: 8KB, FLASH, 3968BYTES-RAM, 8-BIT FAMILY, NANOWATT XLP, 44 QFN 8X8X0.9MM TUBE
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18LF43K22-I/ML

• A/d Inputs: 28-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 16 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 35
• Interface: I2C/SPI/UART/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 40-pin QFN
• Programmable Memory: 8K Bytes
• Ram Size: 512 Bytes
• Speed: 48 MHz
• Temperature Range: –40 to 125 °C
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 1.8-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part

12.0
The Timer1/3/5 module is a 16-bit timer/counter with
the following features:
• 16-bit timer/counter register pair (TMRxH:TMRxL)
• Programmable internal or external clock source
• 2-bit prescaler
• Dedicated Secondary 32 kHz oscillator circuit
• Optionally synchronized comparator out
• Multiple Timer1/3/5 gate (count enable) sources
• Interrupt on overflow
• Wake-up on overflow (external clock,
• 16-Bit Read/Write Operation
• Time base for the Capture/Compare function
FIGURE 12-1:
 2010 Microchip Technology Inc.
Timer2/4/6 Match
Asynchronous mode only)
SYNCC2OUT
PR2/4/6
SYNCC1OUT
Comparator 2
Comparator 1
TxG
TxGSS<1:0>
TIMER1/3/5 MODULE WITH
GATE CONTROL
Note 1:
(7)
(7)
2:
3:
4:
5:
6:
7:
TxCKI
TxGPOL
Set flag bit
TMRxIF on
Overflow
ST Buffer is high speed type when using TxCKI.
Timer1/3/5 register increments on rising edge.
Synchronize does not operate while in Sleep.
See
T1CKI is not available when the secondary oscillator is enabled. (SOSCGO = 1 or TXSOSCEN = 1)
T3CKI is not available when the secondary oscillator is enabled, unless T3CMX = 1.
Synchronized comparator output should not be used in conjunction with synchronized TxCKI.
Secondary
Oscillator
Module
See Figure 2-4
00
10
11
TIMER1/3/5 BLOCK DIAGRAM
01
Figure 12-2
(5)
TxSOSCEN
,(6)
TMRxON
TxGTM
TMRxH
for 16-Bit Read/Write Mode Block Diagram.
SOSCOUT
TMRx
(1)
TxG_IN
(2),(4)
D
R
CK
TMRxL
1
0
Q
Q
TxCLK_EXT_SRC
Preliminary
TMRxCS<1:0>
0
1
Reserved
TxGGO/DONE
Q
Internal
Internal
F
OSC
Clock
Clock
F
OSC
EN
/4
D
• Special Event Trigger (with CCP/ECCP)
• Selectable Gate Source Polarity
• Gate Toggle Mode
• Gate Single-pulse Mode
• Gate Value Status
• Gate Event Interrupt
Figure 12-1
module.
TxCLK
Single Pulse
Acq. Control
11
10
01
00
PIC18(L)F2X/4XK22
TxGSPM
TxCKPS<1:0>
TxSYNC
Prescaler
1, 2, 4, 8
TMRxON
is a block diagram of the Timer1/3/5
0
1
2
0
1
Internal
F
Clock
TxGVAL
OSC
TMRxGE
/2
Q1
Synchronize
Synchronized
Interrupt
clock input
D
EN
det
det
Sleep input
Q
(3),(7)
To Comparator Module
DS41412D-page 161
Set
TMRxGIF
TXGCON
Data Bus
RD