PIC18LF43K22-I/ML Microchip Technology Inc., PIC18LF43K22-I/ML Datasheet - Page 201

• Manufacturer Part Number: PIC18LF43K22-I/ML
• Description: 8KB, FLASH, 3968BYTES-RAM, 8-BIT FAMILY, NANOWATT XLP, 44 QFN 8X8X0.9MM TUBE
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18LF43K22-I/ML

• A/d Inputs: 28-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 16 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 35
• Interface: I2C/SPI/UART/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 40-pin QFN
• Programmable Memory: 8K Bytes
• Ram Size: 512 Bytes
• Speed: 48 MHz
• Temperature Range: –40 to 125 °C
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 1.8-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part

TABLE 14-14: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE
REGISTER 14-1:
 2010 Microchip Technology Inc.
CONFIG3H
Legend: — = Unimplemented location, read as ‘0’. Shaded bits are not used by Capture mode.
bit 7
Legend:
R = Readable bit
u = Bit is unchanged
‘1’ = Bit is set
bit 7-6
bit 5-4
bit 3-0
Note 1:
Name
U-0
—
This feature is available on CCP5 only.
MCLRE
Bit 7
Unused
DCxB<1:0>: PWM Duty Cycle Least Significant bits
Capture mode:
Unused
Compare mode:
Unused
PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.
CCPxM<3:0>: ECCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets the module)
0001 = Reserved
0010 = Compare mode: toggle output on match
0011 = Reserved
0100 = Capture mode: every falling edge
0101 = Capture mode: every rising edge
0110 = Capture mode: every 4th rising edge
0111 = Capture mode: every 16th rising edge
1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set)
1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set)
1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected,
1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set)
11xx =: PWM mode
U-0
—
CCPxCON: STANDARD CCPx CONTROL REGISTER
CCPxIF is set)
Bit 6
—
W = Writable bit
x = Bit is unknown
‘0’ = Bit is cleared
R/W-0
P2BMX
Bit 5
DCxB<1:0>
TimerX (selected by CxTSEL bits) is reset
ADON is set, starting A/D conversion if A/D module is enabled
T3CMX
R/W-0
Bit 4
Preliminary
HFOFST
U = Unimplemented bit, read as ‘0’
-n/n = Value at POR and BOR/Value at all other Reset
Bit 3
R/W-0
PIC18(L)F2X/4XK22
CCP3MX
Bit 2
R/W-0
CCPxM<3:0>
PBADEN
Bit 1
R/W-0
CCP2MX
DS41412D-page 201
Bit 0
(1)
R/W-0
Register
on Page
354
bit 0