MAX97236EVKIT+ Maxim Integrated Products, MAX97236EVKIT+ Datasheet
MAX97236EVKIT+
Specifications of MAX97236EVKIT+
Related parts for MAX97236EVKIT+
MAX97236EVKIT+ Summary of contents
Page 1
... S 1.8V Power Supply S 2.4V to 3.6V Microphone Power Supply S Headphone Amplifier Volume Control S Decodes Data from a Passive Multibutton Headset Remote Control S 25-Bump, 2.4mm x 2.3mm, 0.4mm Pitch WLP DirectDrive is a registered trademark of Maxim Integrated Products, Inc. Simplified Block Diagram 2 C HPL HPR MAX97236 ...
Page 2
Audio Amplifier with Jack Detection ABSOLUTE MAXIMUM RATINGS V to PGND ..........................................................-0.3V to +2V DD MICVDD to PGND ................................................-0.3V to +5.5V PVDD to PGND ......................................... -0. PVSS to PGND ........................................................-2V to +0.3V GND to PGND ......................................................-0.1V to +0.1V ...
Page 3
Audio Amplifier with Jack Detection ELECTRICAL CHARACTERISTICS (continued 1.8V 3.0V MICVDD GND otherwise noted. See the Functional Diagram/Typical Application PARAMETER EXTCLK Input High Voltage EXTCLK Input Low Voltage EXTCLK Frequency Range EXTCLK ...
Page 4
Audio Amplifier with Jack Detection ELECTRICAL CHARACTERISTICS (continued 1.8V 3.0V MICVDD GND otherwise noted. See the Functional Diagram/Typical Application PARAMETER SYMBOL Maximum Capacitive Load Drive Power Consumption Charge-Pump Switch Threshold Click-and-Pop Level ...
Page 5
Audio Amplifier with Jack Detection ELECTRICAL CHARACTERISTICS (continued 1.8V 3.0V MICVDD GND otherwise noted. See the Functional Diagram/Typical Application PARAMETER Bias Power-Supply Rejection PSRR MICROPHONE PREAMPLIFIER MIC Preamp Gain Supply Current Consumption ...
Page 6
Audio Amplifier with Jack Detection TIMING CHARACTERISTICS ( unless otherwise noted. Typical values are MIN MAX PARAMETER Serial-Clock Frequency Bus Free Time Between STOP and START Conditions Hold Time ...
Page 7
Audio Amplifier with Jack Detection (V = 1.8V 3.0V MICVDD GND THD+N vs. OUTPUT POWER 100 R = 32I 100Hz 6kHz 0 1kHz ...
Page 8
Audio Amplifier with Jack Detection (V = 1.8V 3.0V MICVDD GND HEADPHONE AMPLIFIER TURN-ON RESPONSE MAX97236 toc10 V SCL OUT 400µs INBAND OUTPUT SPECTRUM 1kHz V = -50dBV ...
Page 9
Audio Amplifier with Jack Detection (V = 1.8V 3.0V MICVDD GND MICROPHONE PREAMPLIFIER POWER-SUPPLY REJECTION RATIO vs. FREQUENCY 100 V = 200mV RIPPLE P ...
Page 10
Audio Amplifier with Jack Detection (BUMP SIDE DOWN BUMP NAME A1, B2 GND Analog Ground A2 INR Right Audio Input A3 INL Left Audio Input A4 PVDD Charge-Pump Positive Output. Bypass to PGND with 1FF. ...
Page 11
Audio Amplifier with Jack Detection BUMP NAME C4 MOUTP Positive Microphone Output C5 RING1 Jack Input 2/Right Headphone Output. Connect to the first ring of the four-pole jack. D1 C1N Charge-Pump Flying Capacitor Negative Connection. Connect 1FF between C1N and ...
Page 12
Audio Amplifier with Jack Detection Audio Short-Circuit Protection A short on the right audio output does not shut down the left audio channel. A short on the audio output does not shut down the right audio channel. This ensures that ...
Page 13
Audio Amplifier with Jack Detection The IC features a low-noise microphone bias generator and amplifier. The bias voltage resistors are selectable through register 0x09. Ensure that V is greater than the desired micro- MICVDD phone bias voltage. ...
Page 14
Audio Amplifier with Jack Detection Case special case that requires subsequent test- ing of the load pins while servicing the left audio load that has been found. In this case only, the status bits report that a ...
Page 15
Audio Amplifier with Jack Detection Key Switch Encoder There are two types of keypads that can be connected to the IC: • A single-button hook switch or MIC switch that grounds out the microphone bias when pressed • A passive multibutton headset Key ...
Page 16
Audio Amplifier with Jack Detection Passive Multibutton Headset (MBH) A passive MBH consists of a microphone with numerous switches that connect different value resistors to ground. The switched resistor and the microphone bias resistor set up a voltage-divider that creates ...
Page 17
Audio Amplifier with Jack Detection Removing the headphone jack slowly can cause a false trigger of the key switch encoder because the right speaker between RING1 and RING2 shorts between microphone bias and ground. The programmable delay time must be ...
Page 18
Audio Amplifier with Jack Detection Table 3. Register Map (continued) REGISTER B7 B6 Passive MBH PRESS RANGE Keyscan Data DC Test Slew Control State Forcing — — AC Test Control — — For Expansion — — For Expansion — — ...
Page 19
Audio Amplifier with Jack Detection Table 4. Configuration and Device Status Registers (continued) REGISTER BIT NAME 3 MIC_IN 2 JACKSW Status1 0x00 (Read Only) 1 MCSW 0 MBH 7 LINE_L 6 LINE_R 5 HP_L Status2 0x01 4 HP_R (Read Only) ...
Page 20
Audio Amplifier with Jack Detection Table 4. Configuration and Device Status Registers (continued) REGISTER BIT NAME 2 KEY Status2 0x01 (Read Only) 1 — 0 — 7 — 6 — 5 — 4 — 3 — 2 — Status3 0x02 ...
Page 21
Audio Amplifier with Jack Detection The Interrupt Mask registers control which status bits flag a system interrupt. Setting an interrupt mask bit causes IRQ to pull low whenever the target status bits set. The IRQ output resets to high, after ...
Page 22
Audio Amplifier with Jack Detection The Headphone Volume registers independently control and report the gain of the left and right headphone amplifiers. Set B7 in Register 0x04 to have the right-channel gain track the left-channel gain. Table 6. Headphone Volume ...
Page 23
Audio Amplifier with Jack Detection The Microphone Bias Control and Gain register controls which microphone bias voltage and bias resistors are used as well as the microphone amplifier gain. Table 7. Microphone Bias and Gain Register REGISTER BIT NAME 7 ...
Page 24
Audio Amplifier with Jack Detection The Keyscan Clock Divider register sets the clock frequency that is used for the conversion clock for the keyscan 1kHz generator. Table 9. Keyscan Clock Divider Registers REGISTER BIT Keyscan 4 Clock ...
Page 25
Audio Amplifier with Jack Detection The Keyscan Delay register sets the timeout that the microphone button press is masked from the system. At the end of the delay time, the IC checks to see if a microphone is still present. ...
Page 26
Audio Amplifier with Jack Detection The ramp test slew control programs the period of the jack configuration algorithm’s ramp test. Slow slew rates ensure test inaudibility, but increase test time to complete the configuration algorithm. Table 14. Ramp Test Slew ...
Page 27
Audio Amplifier with Jack Detection Table 15. Load State Forcing (continued) REGISTER BIT NAME 4 3 State Forcing STATE 0x19 DESCRIPTION State Value Bits 0b4–0b0 programs the configuration of the IC. The columns show all the possible ...
Page 28
Audio Amplifier with Jack Detection The Jack Detect Test Hardware Settings register programs the amplitude and width of the pulse used in the jack detec- tion tests and jack insertion algorithm. Table 16. Jack Detect Test Hardware Settings REGISTER BIT ...
Page 29
Audio Amplifier with Jack Detection Table 17. Enable Registers (continued) REGISTER BIT NAME 5 4 MIC_BIAS 3 MIC_AMP Enable1 0x1D LFTEN Enable2 0x1E 6 RGHEN — — Microphone Bias Enable/Status Set MIC_BIAS to enable the microphone ...
Page 30
Audio Amplifier with Jack Detection Table 17. Enable Registers (continued) REGISTER BIT NAME 5 VSEN 4 ZDEN 3 FAST Enable2 0x1E 2 THRH 1 AUTO 0 30 DESCRIPTION Volume Adjustment Slewing Volume changes are smoothed by stepping through intermediate steps. ...
Page 31
Audio Amplifier with Jack Detection SDA t SU,DAT t LOW SCL t HIGH t HD,STA t R START CONDITION 2 Figure 10 Interface Timing Diagram Serial Interface The IC features C/SMBusK-compatible, 2-wire ...
Page 32
Audio Amplifier with Jack Detection The slave address is defined as the 7 most significant bits (MSBs) followed by the read/write bit. The IC has an address of 0x80. The 7 most significant bits are 100000. Setting the read/write bit ...
Page 33
Audio Amplifier with Jack Detection The third byte sent to the IC contains the data that is written to the chosen register. An acknowledge pulse from the IC signals receipt of the data byte. The address pointer autoincrements to the ...
Page 34
Audio Amplifier with Jack Detection Applications Information The power modes of the IC are controlled by the SHDN bit. The three power modes include detection, normal operating, and standby. Detection mode occurs when no jack has been plugged in, SHDN ...
Page 35
Audio Amplifier with Jack Detection Power-Up, AUTO = 0x02: 1) Wait for JKIN to set. 2) Detection runs automatically, so wait for DDONE to set. 3) Read the Status registers to find out what was detected. 4) The IC is ...
Page 36
Audio Amplifier with Jack Detection Component Selection and Layout Charge-Pump Capacitors The charge pump requires three capacitors: PVDD, PVSS, and the flying capacitor between C1N and C1P recommended that these all remain the same value. Table 19. Recommended ...
Page 37
Audio Amplifier with Jack Detection Functional Diagram/Typical Application Circuit INL PVDD V DD C1P CHARGE C1N PUMP PVSS INR MAX97236 MOUTP MOUTN MIC SDA MIC BIAS SENSE SELECT INTERFACE SCL HP VOL AND CONTROL CONTROL IRQ EXTCLK ...
Page 38
Audio Amplifier with Jack Detection For the latest package outline information and land patterns www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, ...
Page 39
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 2011 Maxim Integrated Products © ...